CN115664346A - Mixer array, mixer, transmitter and receiver - Google Patents
Mixer array, mixer, transmitter and receiver Download PDFInfo
- Publication number
- CN115664346A CN115664346A CN202211249093.2A CN202211249093A CN115664346A CN 115664346 A CN115664346 A CN 115664346A CN 202211249093 A CN202211249093 A CN 202211249093A CN 115664346 A CN115664346 A CN 115664346A
- Authority
- CN
- China
- Prior art keywords
- mixer
- units
- array
- row
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004973 liquid crystal related substance Substances 0.000 claims 2
- 230000009467 reduction Effects 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 9
- 230000010355 oscillation Effects 0.000 description 8
- 230000003071 parasitic effect Effects 0.000 description 7
- 238000004891 communication Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000003491 array Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000007723 transport mechanism Effects 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Disclosed herein are a mixer array, a mixer, a transmitter and a receiver, the mixer array comprising a mixer array, M rows by N columns of mixer cells, M and N being positive integers; at least one group of mirror image arranged mixer units exist in the mixer array, and more than one first signal line of each group of mirror image arranged mixer units is wired in a multiplexing mode; wherein, the mixer cell that a set of image set up includes two adjacent mixer cells, and the image sets up including: the connection ports of the first signal lines of the two mixer units are positioned at one side close to the other side; one mixer cell is arranged in the row direction at most mirrored by one mixer cell and one mixer cell is arranged in the column direction at most mirrored by one mixer cell. According to the embodiment of the invention, the mixer units are arranged through the mirror images, and the routing connection is carried out in a multiplexing mode, so that the reduction of the amplitudes of the radio frequency signals and the local oscillator signals caused by the increase of the layout of the mixer array is avoided.
Description
Technical Field
This document relates to, but is not limited to, integrated circuit technology, and more particularly to a mixer array, mixer, transmitter, and receiver.
Background
Mixers are important circuit blocks in radio frequency transceiver chips. In a transmitter chip, an up-mixer up-converts a modulation signal from a digital-to-analog conversion circuit to a radio frequency band; in the receiver chip, a down-mixer down-converts the modulated signal from the low noise amplifier and then feeds it to an analog-to-digital converter. In order to achieve a certain dynamic range in the signal link, the mixer is generally implemented in an array form; taking a down mixer in a receiver chip as an example, the radio frequency input end, the local oscillator input end and the output end of an intermediate frequency signal line of a plurality of same mixer units are connected together, and each mixer unit has an independent enable control word; in order to reduce the influence of noise interference from a power supply and ground on the circuit performance, a mixer generally adopts a differential structure, and an input signal line and an output signal line exist in a differential mode; fig. 1 is a schematic structural diagram of a mixer in the related art, and as shown in fig. 1, N mixer units in the mixer form a mixer array, and a radio frequency signal line, a local oscillator signal line, and an intermediate frequency signal line of the mixer units are connected in a differential structure.
If the device mismatch of the mixer units located at different positions of the mixer array layout and the parasitic effect introduced by the wires connecting different mixer units are neglected, in an ideal case, the gains of the mixer units are completely the same. By configuring the enable control word EN < N:1> for each mixer cell, a mixer array consisting of N identical mixer cells can contribute to a signal chain with a dynamic range of: DR =20log (N) (dB). Fig. 2 is a layout diagram of a layout of a related art mixer array, and as shown in fig. 2, N mixer cells are arranged in an M × M matrix for better consistency of the mixer cells (the identifier at the lower right corner of the mixer cell indicates the number of the mixer); each mixer unit is connected through a differential radio frequency signal line, a four-phase local oscillator signal line and a four-phase intermediate frequency signal line. In order to provide a larger dynamic range of signal link contribution, the number of mixer units in a mixer array needs to be increased, and the area of a mixer array layout is increased; accordingly, the radio frequency signal line, the local oscillation signal line, and the intermediate frequency signal line connected to each mixer unit also become long. The ground capacitance and the differential coupling capacitance of the differential routing are increased, so that the amplitude of radio frequency signals and local oscillation signals is reduced, and the conversion gain of the frequency mixer and the performance of a receiver are influenced. In an evolving wireless communication system, along with the increasing of the local oscillation frequency of a frequency mixer, the performance degradation caused by long signal wiring is more obvious.
How to avoid the reduction of the amplitudes of the radio frequency signals and the local oscillator signals caused by the increase of the mixers in the mixer array becomes a problem to be solved.
Disclosure of Invention
The following is a summary of the subject matter described in detail herein. This summary is not intended to limit the scope of the claims.
Embodiments of the present invention provide a mixer array, a mixer, a transmitter, and a receiver, which can avoid reducing amplitudes of a radio frequency signal and a local oscillator signal due to an increase in a layout of the mixer array, and improve working performance of the mixer.
The embodiment of the invention provides a mixer array, which comprises mixer units with M rows and N columns, wherein M and N are positive integers; at least one group of mirror image arranged mixer units exist in the mixer array, and more than one first signal line of each group of mirror image arranged mixer units is wired in a multiplexing mode;
wherein the mixer cells of a group of said image settings comprise two adjacent mixer cells, said image settings comprising: the connection ports of the first signal wires of the two mixer units are positioned at one side close to the other side; one of said mixer cells is arranged in the row direction at most mirrored with one mixer cell and one of said mixer cells is arranged in the column direction at most mirrored with one mixer cell.
In one illustrative example, M = N.
In one illustrative example, the mixer array includes more than one set of mixer cells in an image arrangement, including:
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units in the mirror image arrangement respectively; n is any integer greater than or equal to 1, and satisfies that 2n is less than or equal to M; alternatively, the first and second electrodes may be,
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 nth row in each column respectively form a group of mixer units with the mixer units in the 2n +1 th row in the column in the mirror image arrangement; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M.
In one illustrative example, the mixer array includes more than one set of mixer cells in an image arrangement, including:
the mixer array comprises more than two rows of mixer units, and the mixer units in the 2m th column of each row and the mixer units in the 2m-1 th column of the row respectively form a group of mixer units arranged in a mirror image; m is any integer greater than or equal to 1, and satisfies that 2m is less than or equal to N; alternatively, the first and second electrodes may be,
said mixer array comprising more than two rows of said mixer cells, each row of column 2m constituting a set of said mirror-arranged mixer cells with a respective mixer cell of column 2m +1 of said row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
In one illustrative example, the mixer array includes more than one set of mixer cells in an image arrangement, including:
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units in the mirror image arrangement respectively; n is any integer greater than or equal to 1, and satisfies that 2n is less than or equal to M; or, the mixer array comprises more than two columns of the mixer units, and the mixer units in each column of row 2n form a group of mixer units arranged in an image with the mixer units in the column of row 2n + 1; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M;
the mixer array comprises more than two rows of the mixer units, and the mixer units in the 2 m-th column of each row and the mixer units in the 2m-1 th column of the row form a group of mixer units in the mirror image arrangement respectively; m is any integer greater than or equal to 1, and 2m is less than or equal to N; alternatively, the mixer array comprises more than two rows of the mixer units, and the mixer units in the 2m column of each row respectively form a group of the mixer units arranged in an image with the mixer units in the 2m +1 column of the row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
In one illustrative example, the first signal line includes one or both of the following signal lines:
radio frequency signal line, local oscillator signal line and intermediate frequency signal line.
In one illustrative example, the routing in a multiplexed manner includes:
a set of mixer units arranged in a mirror image, the two mixer units being connected through the connection port located at a side close to each other; and after the two mixer units are connected with the connecting port, the same first signal line is adopted for wiring connection of the mixer array. On the other hand, an embodiment of the present invention further provides a mixer, including the above mixer array.
In another aspect, an embodiment of the present invention further provides a transmitter, including the above mixer.
In a further aspect, an embodiment of the present invention further provides a receiver, including the above mixer.
The mixer array comprises mixer arrays, wherein the mixer arrays are M rows by N columns of mixer units, and M and N are positive integers; at least one group of mirror image arranged mixer units exist in the mixer array, and more than one first signal line of each group of mirror image arranged mixer units are wired in a multiplexing mode; wherein, the mixer cell of a set of image setting includes two adjacent mixer cells, and the image setting includes: the connection ports of the first signal wires of the two mixer units are positioned at one side close to the other side; one mixer cell is arranged in the row direction at most mirrored by one mixer cell and one mixer cell is arranged in the column direction at most mirrored by one mixer cell. In the embodiment of the invention, the mixer units are arranged by mirroring, and the routing connection is carried out by adopting a multiplexing signal line mode, so that the number of routing channels required by the mixer array is reduced, the parasitic capacitance and the parasitic resistance of a high-frequency signal line are reduced, the path loss is reduced, the amplitude reduction of radio frequency signals and local oscillation signals caused by the layout increase of the mixer array is avoided, and the high-frequency performance of the mixer array is improved; meanwhile, the layout area of the mixer array is reduced through routing multiplexing, the working performance of the mixer is improved, and the chip cost is reduced.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
Drawings
The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the example serve to explain the principles of the invention and not to limit the invention.
Fig. 1 is a schematic diagram of a mixer in the related art;
FIG. 2 is a layout diagram of a related art mixer array layout;
FIG. 3 is a diagram of a set of mixer cells according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a mixer array according to an embodiment of the invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, embodiments of the present invention will be described in detail below with reference to the accompanying drawings. It should be noted that the embodiments and features of the embodiments in the present application may be arbitrarily combined with each other without conflict.
The steps illustrated in the flow charts of the figures may be performed in a computer system such as a set of computer-executable instructions. Also, while a logical order is shown in the flow diagrams, in some cases, the steps shown or described may be performed in an order different than here.
The embodiment of the invention provides a mixer array, which comprises mixer units with M rows and N columns, wherein M and N are positive integers;
at least one group of mirror image arranged mixer units exist in the mixer array, and more than one first signal line of each group of mirror image arranged mixer units are wired in a multiplexing mode;
fig. 3 is a schematic diagram of a group of mixer units according to an embodiment of the present invention, and as shown in fig. 3, a group of mixer units in an image configuration includes two adjacent mixer units, and the image configuration includes: the connection ports of the first signal wires of the two mixer units are positioned at one side close to the other side; one mixer cell is arranged in the row direction at most mirrored by one mixer cell and one mixer cell is arranged in the column direction at most mirrored by one mixer cell. It should be noted that, in the embodiment of the present invention, the first signal lines are only relative, but when the signal lines in the mixer array are not wired in the multiplexing manner in the embodiment of the present invention, the embodiment of the present invention may define such signal lines as the second signal lines.
In the embodiment of the invention, the mixer units are arranged by mirroring, and the routing connection is carried out by adopting a multiplexing signal line mode, so that the number of routing channels required by the mixer array is reduced, the parasitic capacitance and the parasitic resistance of a high-frequency signal line are reduced, the path loss is reduced, the amplitude reduction of radio frequency signals and local oscillation signals caused by the layout increase of the mixer array is avoided, and the high-frequency performance of the mixer array is improved; meanwhile, the layout area of the mixer array is reduced through routing multiplexing, the working performance of the mixer is improved, and the chip cost is reduced.
In an illustrative example, M = N in the embodiment of the present invention.
In an exemplary embodiment, a mixer array according to an embodiment of the present invention includes more than one set of mixer cells arranged in an image, including:
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units in mirror image arrangement; n is any integer greater than or equal to 1, and satisfies that 2n is less than or equal to M; alternatively, the first and second electrodes may be,
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 nth row in each column respectively form a group of mixer units in mirror image arrangement with the mixer units in the 2n +1 th row in the column; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M.
In an exemplary embodiment, a mixer array according to an embodiment of the present invention includes at least one set of mixer cells arranged in an image, including:
the mixer array comprises more than two rows of mixer units, wherein the mixer units in the 2m th column of each row and the mixer units in the 2m-1 th column of the row form a group of mixer units in mirror image arrangement; m is any integer greater than or equal to 1, and 2m is less than or equal to N; alternatively, the first and second electrodes may be,
the mixer array comprises more than two rows of mixer units, wherein the mixer units in the 2m th column of each row respectively form a group of mixer units in mirror image arrangement with the mixer units in the 2m +1 th column of the row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
In an exemplary embodiment, a mixer array according to an embodiment of the present invention includes more than one set of mixer cells arranged in an image, including:
the mixer array comprises more than two columns of mixer units, wherein the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units in mirror image arrangement; n is any integer greater than or equal to 1, and 2n is less than or equal to M; or the mixer array comprises more than two columns of mixer units, and the mixer units in the 2n th row in each column respectively form a group of mixer units in mirror image arrangement with the mixer units in the 2n +1 th row in the column; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M;
the mixer array comprises more than two rows of mixer units, wherein the mixer units in the 2 m-th column of each row and the mixer units in the 2m-1 th column of the row form a group of mixer units in mirror image arrangement; m is any integer greater than or equal to 1, and 2m is less than or equal to N; or the mixer array comprises more than two rows of mixer units, and the mixer units in the 2m column of each row respectively form a group of mixer units in mirror image arrangement with the mixer units in the 2m +1 column of the row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
In an exemplary embodiment, the first signal line routed in a multiplexing manner in the mixer array of a mixer according to an embodiment of the present invention includes one or two of the following signal lines:
radio frequency signal line, local oscillator signal line and intermediate frequency signal line.
In an illustrative example, an embodiment of the present invention routes in a multiplexing manner, including:
a group of mixer units arranged in a mirror image, wherein the two mixer units are connected through a connecting port positioned at one side close to the other side; and after the two mixer units are connected through the connecting port, the same first signal line is adopted for wiring connection of the mixer array.
In an exemplary embodiment, at most one first signal line in the mixer array according to the embodiment of the present invention can be routed in a multiplexing manner in the row direction; in an exemplary embodiment, at most one first signal line in the column direction in the mixer array according to the embodiment of the present invention may be routed in a multiplexing manner. In an exemplary embodiment, the embodiment of the present invention may implement routing connection of local oscillator signal lines in a multiplexing manner in a row direction. In an exemplary embodiment, the embodiment of the present invention may implement the routing connection of the intermediate frequency signal lines in a multiplexing manner in the column direction.
Fig. 4 is a schematic diagram of a mixer array according to an embodiment of the invention, and as shown in fig. 4, mixer cells in odd columns of the mixer array are arranged in a mirror image manner with mixer cells in one of two adjacent even columns; the input ends of the local oscillation signal lines of the mixer units in odd columns are arranged on the right side of the mixer units, the input ends of the local oscillation signal lines of the mixer units in even columns are arranged on the left side of the mixer units, and the mixer units in a group of odd columns and even columns can multiplex the same group of vertical local oscillation signal lines to realize routing connection of the mixer units; the figure shows orthogonal local oscillator signal lines, and it should be noted that the number of the local oscillator signal lines may be one or two according to the difference of the mixer units. In one illustrative example, assuming that the mixer array includes M columns of mixer cells, adjacent odd and even columns of mixer cells may be set two by two as a set of mirrored mixer cells, in left-to-right or right-to-left order.
In an exemplary embodiment, the mixer cells in the odd-numbered rows of the mixer array of the embodiment of the present invention are arranged in a mirror image with the mixer cells in one of the two adjacent even-numbered rows; the input ends of the intermediate-frequency signal lines of the mixer units in the odd-numbered rows are arranged at the lower side of the mixer units (the uppermost row is the uppermost row in the figure), the input ends of the intermediate-frequency signal lines of the mixer units in the even-numbered rows are arranged at the upper side of the mixer units, and the mixer units in one group of odd-numbered rows and even-numbered rows can multiplex the same group of horizontal intermediate-frequency signal lines to realize the routing connection of the mixer units; the four intermediate frequency signal lines are illustrated in the figure, and it should be noted that the number of the intermediate frequency signal lines may be one or two according to different mixer units. In an exemplary embodiment, assuming that the mixer array includes M columns of mixer cells, adjacent odd-numbered rows and even-numbered rows of mixer cells may be set two by two as a set of mirror-image arranged mixer cells in a top-to-bottom or bottom-to-top order.
In an exemplary embodiment, the invention is implemented such that the mixer cells in odd and even columns multiplex the same set of vertical local oscillator signal lines, and the mixer cells in odd and even rows multiplex the same set of horizontal intermediate frequency signal lines, in addition to the mixer cells in odd and even rows multiplexing the same set of horizontal radio frequency signal lines; similarly, if the mixer cells in odd and even rows multiplex the same set of horizontal intermediate frequency signal lines, the mixer cells in odd and even columns may multiplex the same set of vertical radio frequency signal lines. It should be noted that the multiplexing connection direction of the local oscillator signal line, the intermediate frequency signal line and the radio frequency signal line may be adjusted by those skilled in the art according to the layout requirement of the mixer.
According to the embodiment of the invention, the routing of the first signal line is multiplexed in the row direction and/or the column direction, so that the number of channels connected by the routing of the mixer array is reduced, and the layout area of the mixer array is reduced; meanwhile, the parasitic capacitance, the parasitic resistance and the path loss of the high-frequency signal line are reduced, and the high-frequency performance of the mixer array is improved.
It will be understood by those of ordinary skill in the art that all or some of the steps of the methods, systems, functional modules/units in the devices disclosed above may be implemented as software, firmware, hardware, and suitable combinations thereof. In a hardware implementation, the division between functional modules/units mentioned in the above description does not necessarily correspond to the division of physical components; for example, one physical component may have multiple functions, or one function or step may be performed by several physical components in cooperation. Some or all of the components may be implemented as software executed by a processor, such as a digital signal processor or microprocessor, or as hardware, or as an integrated circuit, such as an application specific integrated circuit. Such software may be distributed on computer readable media, which may include computer storage media (or non-transitory media) and communication media (or transitory media). The term computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer readable instructions, data structures, program modules or other data, as is well known to those of ordinary skill in the art. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital Versatile Disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can accessed by a computer. In addition, communication media typically embodies computer readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other transport mechanism and includes any information delivery media as known to those skilled in the art.
Claims (10)
1. A mixer array comprising M rows by N columns of mixer cells, M and N being positive integers; at least one group of mirror image arranged mixer units exist in the mixer array, and more than one first signal line of each group of mirror image arranged mixer units is wired in a multiplexing mode;
wherein a set of the mixer cells of the image arrangement comprises two adjacent mixer cells, the image arrangement comprising: the connection ports of the first signal lines of the two mixer units are positioned at one side close to the other side; one of said mixer cells is arranged in the row direction at most mirrored by one mixer cell, and one of said mixer cells is arranged in the column direction at most mirrored by one mixer cell.
2. The mixer array of claim 1 wherein M = N.
3. The mixer array of claim 1, wherein the mixer array includes more than one set of mixer cells arranged in an image, comprising:
the mixer array comprises more than two columns of mixer units, and the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units arranged in a mirror image; n is any integer greater than or equal to 1, and satisfies that 2n is less than or equal to M; alternatively, the first and second liquid crystal display panels may be,
the mixer array comprises more than two columns of the mixer units, wherein the mixer units in each column of row 2n form a group of mixer units arranged in an image with the mixer units in the column of row 2n + 1; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M.
4. The mixer array of claim 1, wherein the mixer array includes more than one set of mixer cells arranged in an image, comprising:
the mixer array comprises more than two rows of mixer units, and the mixer units in the 2m th column of each row and the mixer units in the 2m-1 th column of the row respectively form a group of mixer units arranged in a mirror image; m is any integer greater than or equal to 1, and satisfies that 2m is less than or equal to N; alternatively, the first and second liquid crystal display panels may be,
said mixer array comprising more than two rows of said mixer cells, each row of column 2m constituting a set of said mirror-arranged mixer cells with a respective mixer cell of column 2m +1 of said row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
5. The mixer array of claim 1, wherein the mixer array includes more than one set of mixer cells arranged in an image, comprising:
the mixer array comprises more than two columns of mixer units, and the mixer units in the 2 n-th row in each column and the mixer units in the 2n-1 th row in the column form a group of mixer units arranged in a mirror image; n is any integer greater than or equal to 1, and 2n is less than or equal to M; or the mixer array comprises more than two columns of mixer units, the mixer units in the 2n th row in each column respectively form a group of mixer units with the mirror image arrangement with the mixer units in the 2n +1 th row in the column; n is any integer greater than or equal to 1 and satisfies 2n +1 less than or equal to M;
the mixer array comprises more than two rows of the mixer units, and the mixer units in the 2 m-th column of each row and the mixer units in the 2m-1 th column of the row form a group of mixer units in the mirror image arrangement respectively; m is any integer greater than or equal to 1, and satisfies that 2m is less than or equal to N; alternatively, the mixer array comprises more than two rows of the mixer units, and the mixer units in the 2m column of each row respectively form a group of the mixer units arranged in an image with the mixer units in the 2m +1 column of the row; m is any integer greater than or equal to 1 and satisfies 2m +1 less than or equal to N.
6. The mixer array of any of claims 1-5, wherein the first signal line comprises one or both of:
radio frequency signal line, local oscillator signal line and intermediate frequency signal line.
7. The mixer array of any of claims 1-5 wherein the first signal lines are routed in a multiplexed manner, comprising:
a set of mixer units arranged in a mirror image, the two mixer units being connected via the connection port located at a side close to each other; and after the two mixer units are connected with the connecting port, the same first signal line is adopted for routing connection of the mixer array.
8. A mixer comprising a mixer array according to any of claims 1-7.
9. A transmitter comprising the mixer of claim 8.
10. A receiver comprising the mixer of claim 8.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211249093.2A CN115664346A (en) | 2022-10-12 | 2022-10-12 | Mixer array, mixer, transmitter and receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202211249093.2A CN115664346A (en) | 2022-10-12 | 2022-10-12 | Mixer array, mixer, transmitter and receiver |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115664346A true CN115664346A (en) | 2023-01-31 |
Family
ID=84986512
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202211249093.2A Pending CN115664346A (en) | 2022-10-12 | 2022-10-12 | Mixer array, mixer, transmitter and receiver |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115664346A (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255990B1 (en) * | 1998-05-12 | 2001-07-03 | Riverside Research Institute | Processor for two-dimensional array antenna |
CN103095318A (en) * | 2013-01-17 | 2013-05-08 | 陕西北斗恒通信息科技有限公司 | Anti-interference radio-frequency receiving system |
CN105594120A (en) * | 2013-09-27 | 2016-05-18 | 高通股份有限公司 | Harmonic rejective passive frequency up converter |
CN105823557A (en) * | 2016-03-09 | 2016-08-03 | 中国科学院紫金山天文台 | Terahertz heterodyne array receiver bias reuse device |
CN110763333A (en) * | 2019-11-05 | 2020-02-07 | 中国科学院紫金山天文台 | Ultra-wideband quasi-optical 2 x 2 pixel superconducting thermal electronic mixer array receiver |
WO2022170657A1 (en) * | 2021-02-10 | 2022-08-18 | Tcl华星光电技术有限公司 | Backlight module and display apparatus |
-
2022
- 2022-10-12 CN CN202211249093.2A patent/CN115664346A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255990B1 (en) * | 1998-05-12 | 2001-07-03 | Riverside Research Institute | Processor for two-dimensional array antenna |
CN103095318A (en) * | 2013-01-17 | 2013-05-08 | 陕西北斗恒通信息科技有限公司 | Anti-interference radio-frequency receiving system |
CN105594120A (en) * | 2013-09-27 | 2016-05-18 | 高通股份有限公司 | Harmonic rejective passive frequency up converter |
CN105823557A (en) * | 2016-03-09 | 2016-08-03 | 中国科学院紫金山天文台 | Terahertz heterodyne array receiver bias reuse device |
CN110763333A (en) * | 2019-11-05 | 2020-02-07 | 中国科学院紫金山天文台 | Ultra-wideband quasi-optical 2 x 2 pixel superconducting thermal electronic mixer array receiver |
WO2022170657A1 (en) * | 2021-02-10 | 2022-08-18 | Tcl华星光电技术有限公司 | Backlight module and display apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110535589B (en) | Indication method, information determination method, device, base station, terminal and storage medium | |
CN101340227B (en) | Transmitting method and apparatus of downlink reference signal | |
US7215561B2 (en) | Semiconductor memory system having multiple system data buses | |
US20190109686A1 (en) | Methods and apparatuses for transmitting and receiving reference signals | |
EP3214773A1 (en) | Antenna array coupling and calibrating network device and calibrating method, and storage medium | |
CN102751592B (en) | Multi-beam antenna array and multi-beam antenna | |
WO2004012265A1 (en) | Method and apparatus for electronically aligning capacitively coupled chip pads | |
JPS5836433B2 (en) | Fukusuuko no Data Gen no Senkeiji Yunjiyo O Chikan Sultame no Houhou Oyobi Ronri Kairomo | |
GB2138615A (en) | Matrix display systems | |
CN115664346A (en) | Mixer array, mixer, transmitter and receiver | |
US20180067686A1 (en) | Memory system | |
EP3429115B1 (en) | Reference signal mapping method and apparatus | |
US20210366355A1 (en) | Source driver | |
CN112152641A (en) | Data interleaving method and device and data sending equipment | |
CN216436125U (en) | Radiation array set and narrow beam antenna | |
US20230097501A1 (en) | Memory device and preparation method thereof | |
US6885663B2 (en) | Time/space switching component with multiple functionality | |
US10140209B2 (en) | Time de-interleaving circuit and time de-interleaving method for reducing a number of times of accessing memory | |
Ding et al. | Evaluation of the flexibility of switching node architectures for spaced division multiplexed elastic optical network | |
CN113921056A (en) | Memory device and preparation method thereof | |
US20040066333A1 (en) | Active antenna with interleaved arrays of antenna elements | |
US11995334B2 (en) | Memory system including a memory controller | |
KR100375478B1 (en) | Method and system for cross frame transmit combining of transmit signals | |
CN116613139B (en) | Chip and chip stacking structure | |
WO2021159855A1 (en) | Time domain repeated transmission method and apparatus, and transmitter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20230131 |
|
RJ01 | Rejection of invention patent application after publication |