CN115581089A - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN115581089A CN115581089A CN202211217601.9A CN202211217601A CN115581089A CN 115581089 A CN115581089 A CN 115581089A CN 202211217601 A CN202211217601 A CN 202211217601A CN 115581089 A CN115581089 A CN 115581089A
- Authority
- CN
- China
- Prior art keywords
- fan
- layer
- branch line
- layers
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002184 metal Substances 0.000 claims description 135
- 239000000758 substrate Substances 0.000 claims description 28
- 230000000149 penetrating effect Effects 0.000 claims description 10
- 230000004888 barrier function Effects 0.000 claims 1
- 239000010410 layer Substances 0.000 description 290
- 239000000463 material Substances 0.000 description 10
- 238000000034 method Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 6
- 238000000059 patterning Methods 0.000 description 6
- 229920001621 AMOLED Polymers 0.000 description 5
- 239000011229 interlayer Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 239000010408 film Substances 0.000 description 4
- 238000005538 encapsulation Methods 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 239000002346 layers by function Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000020169 heat generation Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention provides a display panel and a display device, the display panel includes: the display device comprises a display area and a non-display area adjacent to the edge of the display area, wherein the non-display area comprises a fan-out area, the display area is provided with at least one power signal line, the fan-out area is provided with at least one fan-out routing, and the non-display area comprises: the first fan-out routing in the at least one fan-out routing is connected with the first power signal line in the at least one power signal line, at least part of line segments of the first fan-out routing comprise at least two branch lines, and the at least two branch lines are respectively arranged around the display area and connected at one position of the fan-out area. By adopting the display panel, the fan-out wires connected with the power signal wires on the fan-out area are arranged into a plurality of wires, so that the problem that the display panel in the prior art generates heat due to high current density of the connecting wires caused by narrow frames can be solved.
Description
Technical Field
The present invention relates to the field of display technologies, and in particular, to a display panel and a display device.
Background
With the pursuit of consumers on the aspects of portability, visual effect and the like of display products, the display with extremely narrow edges and even full screen becomes a new trend of the development of Organic Light-Emitting Diode (OLED) products. For example, in an active matrix organic light emitting diode or an active matrix organic light emitting diode
In an (Active-matrix organic light-emitting diode, AMOLED) circuit, especially in a Notebook (NB), in order to ensure smooth and display effects of scenes such as games, movies, offices, and the like, the demand for a narrow frame is higher and higher, and meanwhile, the demand for the refresh frequency of Data is higher and higher, whereas for a large-size display screen in the AMOLED, the load of a Data line becomes a main factor limiting the refresh frequency, and the problem of high yield and heat generation of connection and routing current density due to the excessively narrow frame is caused.
Disclosure of Invention
The technical scheme of the invention aims to provide a display panel and a display device, which are used for solving the problem that the display panel in the prior art generates heat due to high current density of connecting wires caused by the fact that a frame is too narrow.
One embodiment of the present invention provides a display panel, including a display area and a non-display area adjacent to an edge of the display area, where the non-display area includes a fan-out area, the display area is provided with at least one power signal line, and the fan-out area is provided with at least one fan-out trace, where:
a first fan-out wire of the at least one fan-out wire is connected with a first power signal line of the at least one power signal line, at least a part of line segments of the first fan-out wire comprise at least two branch lines, and the at least two branch lines are respectively arranged around the display area and connected at one position of the fan-out area.
Optionally, the display panel, wherein a bank portion surrounding the display area is disposed on the non-display area, a first branch line of the at least two branch lines is located on a side of the bank portion close to the display area, and a second branch line of the at least two branch lines, excluding the first branch line, is located on a side of the bank portion away from the display area.
Optionally, in the display panel, the first branch line and the second branch line are metal wires located at different layers; or,
at least one of the first branch line and the second branch line comprises at least two layers of metal traces connected with each other.
Optionally, the display panel, wherein the display region includes a substrate base plate and a driving unit located on the substrate base plate, the driving unit includes at least two mutually insulated source-drain metal layers, and the metal routing and one of the source-drain metal layers are on the same layer.
Optionally, in the display panel, the display region includes a substrate, a shielding layer on the substrate, and a driving unit on the shielding layer, where the driving unit includes a gate layer and at least two mutually insulated source-drain metal layers;
the first branch line is a metal wire positioned on one source drain metal layer; or the first branch line comprises metal wires which are mutually connected and are respectively in the same layer with the source drain metal layers of at least two layers;
the second branch line is a metal wire positioned on the shielding layer; or, the second branch line is a metal wire located on the gate layer.
Optionally, the display panel, wherein the first fan-out trace further includes a third branch line penetrating through the dam portion and extending in a direction away from the display area, the third branch line connects the first branch line and the second branch line, the third branch line and a first source drain metal layer in the at least two layers of source drain metal layers are in the same layer, and the first source drain metal layer is a source drain metal layer in the at least two layers of source drain metal layers and in the minimum distance from the substrate.
Optionally, the display panel, wherein the display area includes an arc-shaped boundary and a straight boundary connected to the arc-shaped boundary, and the at least two branch lines are disposed around the arc-shaped boundary, extend to the straight boundary, and are connected to one side of the straight boundary.
Optionally, in the display panel, a width of the first branch line is greater than a width of the second branch line.
Optionally, in the display panel, the display area includes a plurality of data lines arranged in parallel, the fan-out trace further includes a plurality of second fan-out traces arranged in parallel, and the plurality of second fan-out traces are electrically connected to the plurality of data lines in a one-to-one correspondence;
the display area comprises a substrate and a driving unit positioned on the substrate, the driving unit comprises at least two source drain metal layers which are insulated from each other, and each data line is positioned on one of the source drain metal layers; and two adjacent second fan-out wires are respectively positioned on different source-drain metal layers.
Optionally, in the display panel, a dam portion disposed around the display area is disposed on the non-display area, and the second fan-out trace is located on a side of the dam portion close to the display area;
the fan-out wiring also comprises a plurality of parallel third fan-out wirings, the third fan-out wirings are connected with the second fan-out wirings in a one-to-one correspondence mode, and each third fan-out wiring penetrates through the dam part and extends towards the direction far away from the display area.
Optionally, the display panel, wherein the display region further includes a shielding layer located between the substrate and the driving unit, and the driving unit includes at least two gate layers insulated from each other;
the third fan-out routing and the shielding layer are in the same layer; or the third fan-out wiring and the gate layer of one of the layers are the same layer, or the third fan-out wiring comprises a plurality of layers of wirings which are connected with each other and are respectively the same layer as the gate layers of at least two layers.
Optionally, in the display panel, the display area includes a plurality of data lines arranged in parallel, the fan-out trace further includes a plurality of second fan-out traces arranged in parallel, and the plurality of second fan-out traces are electrically connected to the plurality of data lines in a one-to-one correspondence;
the display area comprises a substrate base plate and a driving unit positioned on the substrate base plate, wherein the driving unit comprises at least two mutually insulated gate layers;
the second fan-out wires comprise a plurality of wire groups, the number of the second fan-out wires in each wire group is the same as that of the gate layers, the second fan-out wires in each wire group and the gate layers in one layer are in the same layer, and at least two second fan-out wires in each wire group are in the same layer with the gate layers in different layers respectively.
An embodiment of the present invention further provides a display device, which includes the display panel as described above. At least one of the above technical solutions of the specific embodiment of the present invention has the following beneficial effects:
according to the display panel, the fan-out wires connected with the power signal lines on the fan-out area are arranged in the plurality of lines, so that current on the power signal lines is distributed and transmitted in different wires, the effect of reducing current density is achieved, and the problem of heating caused by overhigh temperature rise due to high current density of the power signal lines on the fan-out area in the narrow frame design of a middle-size or large-size display panel is solved.
Drawings
Fig. 1 is a schematic plan view of a display panel according to an embodiment of the invention;
FIG. 2 is a schematic partial structure diagram of one embodiment of a display panel according to the present invention;
FIG. 3 is a schematic partial structure diagram of another embodiment of a display panel according to an embodiment of the invention;
FIG. 4 is a schematic cross-sectional view illustrating a display area of a display panel according to an embodiment of the present invention;
fig. 5 is a schematic cross-sectional view illustrating two branch lines of a first fan-out trace according to a first embodiment of the present invention;
fig. 6 is a schematic cross-sectional view illustrating two branch lines of a first fan-out trace in a second embodiment of a display panel according to an embodiment of the invention;
fig. 7 is a schematic cross-sectional view illustrating two branch lines of a first fan-out trace in a third embodiment of a display panel according to an embodiment of the invention;
fig. 8 is a schematic cross-sectional view illustrating two branch lines of a first fan-out trace in a fourth embodiment of the display panel according to an embodiment of the invention;
fig. 9 is a schematic plan view for illustrating a second fan-out trace in a first embodiment of the display panel according to an embodiment of the invention;
fig. 10 is a schematic cross-sectional view illustrating a second fan-out trace according to an embodiment of the present invention;
fig. 11 is a schematic plan view for illustrating a second fan-out trace in a second embodiment of the display panel according to an embodiment of the invention;
fig. 12 is a schematic cross-sectional view illustrating a second fan-out trace in another embodiment of a display panel according to an embodiment of the invention;
fig. 13 is a schematic plan view for explaining a second fan-out trace in a third implementation manner of the display panel according to the embodiment of the invention.
Detailed Description
In order to make the technical problems, technical solutions and advantages of the present invention more apparent, the following detailed description is given with reference to the accompanying drawings and specific embodiments.
The terms "formed on (8230) \\ 8230on (8230) '," formed on (828230) \ 8230on (8230) ', and "disposed on (8230) ', in the present invention, may mean that one layer is directly formed or disposed on another layer, or that one layer is indirectly formed or disposed on another layer, i.e., that another layer is present between two layers.
It should be noted that, although the terms "first", "second", etc. may be used herein to describe various elements, components, elements, regions, layers and/or sections, these elements, components, elements, regions, layers and/or sections should not be limited by these terms. Rather, these terms are used to distinguish one element, component, element, region, layer or section from another.
In the present invention, unless otherwise specified, the term "disposed on the same layer" is used to mean that two layers, components, members, elements or portions may be formed by the same manufacturing process (e.g., patterning process, etc.), and the two layers, components, members, elements or portions are generally formed of the same material. For example, two or more functional layers are arranged in the same layer, which means that the functional layers arranged in the same layer can be formed by using the same material layer and using the same manufacturing process, so that the manufacturing process of the display panel can be simplified.
In the present invention, unless otherwise specified, the expression "patterning process" generally includes steps of coating of a photoresist, exposure, development, etching, stripping of the photoresist, and the like. The expression "one-time patterning process" means a process of forming a patterned layer, member, or the like using one mask.
In order to solve the problem that the current density of connecting wires is high and heating is generated due to the fact that a frame of a display panel in the prior art is too narrow, the embodiment of the invention provides the display panel, the fan-out wires connected with power signal wires on a fan-out area are arranged in a plurality of lines, so that current distribution on the power signal wires is transmitted in different wires, the effect of reducing the current density is achieved, and the problem that heating is generated due to too high temperature rise caused by large current density of the power signal wires on the fan-out area in the narrow frame design of a middle-size and large-size display panel is solved.
Fig. 1 is a schematic plan view illustrating a display panel according to an embodiment of the present invention, where the display panel 100 includes a display area 110 and a non-display area 120 adjacent to an edge of the display area 110, the non-display area 120 includes a fan-out area 121, and a pad area 130 is disposed on a side of the fan-out area 121 away from the display area 110 in the non-display area 120.
At least one power signal line 111 is disposed on the display area 110, optionally, the power signal line 111 includes a VSS signal line and/or a VDD signal line, and the fan-out area 121 is disposed with at least one fan-out trace, wherein the power signal line 111 is connected to the pad area 130 through the fan-out trace, and is electrically connected to a corresponding pin of a driver IC (not shown in the figure) on the pad area 130, for inputting a power signal to the power signal line 111 of the display area 110 through the driver IC.
In an embodiment of the present invention, as shown in fig. 1 and fig. 2, a first fan-out trace 1211 of the at least one fan-out trace is connected to a first power signal line 1111 of the at least one power signal line 111, wherein at least a portion of a line segment of the first fan-out trace 1211 includes at least two branch lines 12111, and the at least two branch lines 12111 are respectively disposed around the display area 110 and connected to each other at one position of the fan-out area 121.
Compared with the prior art in which the fan-out wiring connected with the power signal line is arranged as a line, the display panel of the embodiment is converted into at least two branch lines, so that the current on the power signal line is distributed and transmitted in different wiring lines, and the effect of reducing the current density is achieved.
In one embodiment, optionally, as shown in fig. 1 and 2, the display area 110 includes an arc-shaped boundary 1101 and a straight boundary 1102 connected to the arc-shaped boundary 1101, wherein two branch lines 12111 are disposed around the arc-shaped boundary 1101, extend to the straight boundary 1102, and are connected to one side of the straight boundary 1102, and optionally, at least two branch lines 12111 are further connected to one side of the arc-shaped boundary 1101.
With the embodiment, the first fan-out trace 1211 connected to the first power signal line 1111 and located at the arc boundary is changed from one to two branches, so as to solve the problem of high current density and excessive temperature rise at the edge corner of the display area 110 in the narrow-bezel display panel.
In one embodiment of the present invention, optionally, the first power signal line 1111 is a VSS signal line, that is, the first fan-out trace 1211 is a trace connected to the VSS signal line. The first power signal line 1111 is not limited to be a VSS signal line, and may be a VDD signal line, for example. In the following embodiments of the present invention, the first power signal line 1111 is used as a VSS signal line as an example, and the detailed implementation structure of the first fan-out trace 1211 is described in detail, and the implementation structure is also applied to the case where the first power signal line 1111 is used as a VDD signal line, and will not be described repeatedly.
As shown in fig. 1 and in conjunction with fig. 2, a Dam 300 is disposed around the display area 110 on the non-display area 120, wherein a first branch line 1 of the at least two branch lines 12111 is located on a side of the Dam 300 close to the display area, and a second branch line 2 of the at least two branch lines, excluding the first branch line, is located on a side of the Dam 300 away from the display area 110.
With this embodiment, the first branch line 1 is disposed inside the Dam portion 300 (i.e. on the side close to the display area 110), and the other branch lines (each of which may be referred to as a second branch line 2) except for the first branch line 1 are disposed outside the Dam portion 300 (i.e. on the side far from the display area 110), so that only one first branch line 1 is disposed inside the Dam portion 300 to meet the design requirement of the narrow frame of the display panel.
The Dam part 300 is disposed on the non-display region and around the display region 110, and is used to combine with an encapsulation film of the display device to realize encapsulation of the display panel, so as to block the flow of an organic film constituting the encapsulation film and prevent the organic film from being exposed to the outside of the display device or penetrating into the pad region.
As shown in fig. 2, in one embodiment, a first branch line 1 is provided inside the Dam portion 300, and a second branch line 2 is provided outside the Dam portion. In another embodiment, as shown in fig. 3, one first branch line 1 is provided inside the Dam portion 300, and two second branch lines 2 are provided outside the Dam portion.
In the above embodiment, the number of the second branch lines 2 provided outside the Dam portion 300 is merely an example, and the embodiment is not limited to this.
As shown in fig. 2 and fig. 3, the first fan-out trace 1211 further includes a third branch line 3 penetrating through the Dam portion 300, connecting the first branch line 1 and the second branch line 2, and extending in a direction away from the display area 110.
By providing the third branch 3, the first branch 1 and the second branch 2 are connected, thereby shorting the first branch 1 and the second branch 2 to the same fan-out trace.
Optionally, in this embodiment of the present invention, the third branch line 3 extends in the non-display area 120 in a direction away from the display area 110, and the extending direction faces a direction of the connection port of the display device, so as to be used for inputting the power signal on the display area 110.
In the embodiment of the present invention, optionally, the width of the first branch line 1 is greater than the width of the second branch line 2, for example, the width of the first branch line 1 is 2 times of the width of the second branch line 2, for example, the width of the first branch line 1 is 400um, and the width of the second branch line 2 is 200um, which is only for illustration and is not limited thereto. It should be noted that the widths of the first branch line 1 and the second branch line 2 are perpendicular to the extending direction of the lengths of the tracks.
By adopting the embodiment, the width of the first branch line 1 is set to be greater than that of the second branch line 2, so that the current density on the first branch line 1 arranged at the inner side of the Dam part 300 is lower than that on the second branch line 2, thereby effectively reducing the current density of the power signal lines at the frame of the display panel and avoiding the problem of overhigh temperature rise.
In the embodiment of the present invention, the first branch line 1 and the second branch line 2 are metal wires located at different layers; or,
at least one of the first branch 1 and the second branch 2 comprises at least two layers of metal tracks connected to each other.
In an embodiment of the present invention, optionally, in the first branch line 1 and the second branch line 2, one of the at least two source/drain metal layers of the display area 110 is used as a routing line, that is, the first branch line 1 and the second branch line 2 are respectively in the same layer as the one of the source/drain metal layers, and/or at least one of the first branch line 1 and the second branch line 2 is used as at least two source/drain metal layers, that is, at least one of the first branch line 1 and the second branch line 2 is formed by multiple layers of routing lines, and includes metal routing lines that are connected to each other and are in the same layer as the at least two source/drain metal layers.
Fig. 4 is a schematic cross-sectional view of the display area 110 according to the embodiment of the present invention, and the structure of the display area of the display panel according to the present invention is described below with reference to fig. 4.
Alternatively, the display panel is an OLED display panel, and the display region 110 includes a substrate base plate 140 and a driving unit 150 on the substrate base plate 140, wherein the driving unit 150 is formed as a plurality of thin film transistor arrays.
Alternatively, the substrate base plate 140 is made of a flexible insulating material, and the material of the substrate base plate 140 may be transparent, translucent or opaque. With reference to fig. 4, a first insulating layer 141 is disposed on the substrate base 140, the first insulating layer 141 covers the entire surface of the substrate base 140, optionally, a shielding LS layer 142 is disposed on the first insulating layer 141, and a buffer layer 143 is disposed on the LS layer 142, wherein the buffer layer 143 covers the entire substrate base 140 on which the LS layer 142 is disposed.
In one embodiment, the blocking LS layer 142 may be formed as a bottom shielding metal BSM, which may be connected to one of the electrodes of the upper thin film transistor and formed as a gate.
Alternatively, as shown in fig. 4, the driving unit 150 includes an active layer 151 disposed on the buffer layer 143, a first gate insulating layer 152 covering the active layer 151, a first gate layer 153 formed on the first gate insulating layer 152, a second gate insulating layer 154 disposed on the first gate layer 153, a second gate layer 155 formed on the second gate insulating layer 154, an interlayer insulating layer 156 formed on the second gate layer 155, a first source-drain metal layer 157 formed on the interlayer insulating layer 156, a second insulating layer 158 formed on the first source-drain metal layer 157, a first planarization layer 159 formed on the second insulating layer 158, a second source-drain metal layer 160 formed on the first planarization layer 159, a second planarization layer 161 formed on the second source-drain metal layer 160, a third source-drain metal layer 162 formed on the second planarization layer 161, and a third planarization layer 163 formed on the third source-drain metal layer 162.
As shown in fig. 4, the first gate layer 153 includes a first gate 1531 located above the active layer 151; the first source-drain metal layer 157 includes a first data line electrode 1571 and a second data line electrode 1572, wherein the first data line electrode 1571 and the second data line electrode 1572 are formed as a source and a drain of the first gate 1531, and the first data line electrode 1571 and the second data line electrode 1572 are electrically connected to the active layer 151 through vias penetrating through the interlayer insulating layer 156, the second gate insulating layer 154 and the first gate insulating layer 152, respectively.
Optionally, the second gate layer 155 includes a second gate electrode 1551, and the second data line electrode 1572 is located over the second gate electrode 1551.
In addition, a third data line electrode 1601 is arranged on the second source-drain metal layer 160, and the third data line electrode 1601 is electrically connected with the first data line electrode 1571 through via holes sequentially penetrating through the first flat layer 159 and the second insulating layer 158; the third source-drain metal layer 162 includes a fourth data line electrode 1621, and the fourth data line electrode 1621 is electrically connected to the third data line electrode 1601 through a via penetrating the second planarization layer 161.
The display panel 100 further includes a light emitting unit 400 disposed on the driving unit 150, as shown in fig. 4, the light emitting unit 400 includes an anode layer 410, a pixel defining layer 420, a light emitting layer 430, and a cathode layer 440 sequentially disposed on the third flat layer 163, wherein the anode layer 410 is electrically connected to the fourth data line electrode 1621 through a via hole penetrating through the third flat layer 163.
With this embodiment, signals are respectively input on the first gate 1531, the second gate 1551, the first data line electrode 1571, the second data line electrode 1572, the third data line electrode 1601 and the fourth data line electrode 1621 for controlling the light emitting state of the light emitting unit 400.
It should be noted that the implementation structure of the display panel according to the above embodiments of the present invention is only an example, and is not limited thereto.
In the display panel according to the embodiment of the present invention, in an implementation manner, the first branch line 1 and the second branch line 2 are metal lines located at different layers, where the metal lines are located at the same layer as one of the first source/drain metal layer 157, the second source/drain metal layer 160, and the third source/drain metal layer 162. As shown in fig. 1 to fig. 5, optionally, in the fan-out region 121, the metal trace of the first branch line 1 and the first source-drain metal layer 157 are in the same layer, that is, the first branch line 1 is fabricated on the interlayer insulating layer 156, and is fabricated by using the same patterning process as the first data line electrode 1571 and the second data line electrode 1572; the metal trace of the second branch line 2 and the third source/drain metal layer 162 are the same layer, i.e., are formed on the second planar layer 161, and are formed by the same patterning process as the fourth data line electrode 1621.
The first branch line 1 is not limited to be in the same layer as the first source/drain metal layer 157, for example, the first branch line may also be in the same layer as one of the second source/drain metal layer 160 and the third source/drain metal layer 162; similarly, the second branch line 2 is not limited to be only the same as the third source/drain metal layer 162, and may also be the same as one of the first source/drain metal layer 157 and the second source/drain metal layer 160, as long as the first branch line 1 and the second branch line 2 are ensured to be different layers.
Experiments prove that under the condition that one layer of source-drain metal layer wiring is adopted for the first branch line 1 and the second branch line 2, compared with the condition that only one fan-out wiring connected with the VSS line is arranged, the VSS current density of the inner side of the Dam part 300 can be reduced to two thirds of the original VSS current density.
In another embodiment, at least one of the first branch line 1 and the second branch line 2 includes at least two layers of metal wires connected to each other, that is, at least one of the first branch line 1 and the second branch line 2 is a multi-layer wire, that is, at least one of the first branch line 1 and the second branch line 2 includes at least two layers of metal wires connected to each other and respectively in the same layer as at least two layers of source/drain metal layers. As shown in fig. 6 and in combination with fig. 4, in the fan-out region 121, a layer of routing is adopted for the first branch line 1, for example, the metal routing of the first branch line 1 and the third source/drain metal layer 162 are the same layer; the second branch 2 is formed by a plurality of layers, for example, the second branch 2 includes a first metal trace 21, a second metal trace 22 and a third metal trace 23 which are connected to each other and are respectively in the same layer as the first source drain metal layer 157, the second source drain metal layer 160 and the third source drain metal layer 162.
Optionally, when the number of the second branch lines 2 is multiple, the plurality of second branch lines 2 are made to have the same structure, so as to achieve the purpose of simplifying the manufacturing process.
In the embodiment of the present invention, by providing one first branch line 1 inside the Dam portion 300 and providing at least two second branch lines 2 outside the Dam portion 300, the VSS current density inside the Dam portion 300 can be effectively reduced.
It should be noted that the above embodiment shown in fig. 6 that at least one of the first branch line 1 and the second branch line 2 employs a multi-layer trace is only for illustration, and is not limited thereto, for example, the first branch line 1 may be a multi-layer trace, and the second branch line 2 is a single-layer trace; not every embodiment is separately illustrated.
In an embodiment of the present invention, in another implementation manner, referring to fig. 4, the first branch line 1 is a metal trace located in one of the source-drain metal layers; or, the first branch line 1 includes metal routing lines which are connected with each other and respectively have the same layer with at least two layers of source drain metal layers;
the second branch 2 is a metal trace located on the LS layer 142; alternatively, the second branch line 2 is a metal trace on the gate layer.
For example, in one embodiment, as shown in fig. 7, the first branch line 1 is a multi-layer line, and for example, includes a first metal line 11, a second metal line 12, and a third metal line 13 that are connected to each other and are respectively in the same layer as the first source-drain metal layer 157, the second source-drain metal layer 160, and the third source-drain metal layer 162; the metal trace of the second branch 2 is in the same layer as the LS layer 142. In this embodiment, the VSS current density inside Dam portion 300 can be reduced by utilizing the characteristic that the resistivity of LS layer 142 is equivalent to the resistivity of the source/drain metal layer.
In another embodiment, as shown in fig. 8, the first branch line 1 is a single layer, for example, the metal trace of the first branch line 1 and the first source-drain metal layer 157 are the same layer; the second branch lines 2 are also single-layer, and when the gate layer is multi-layer, the metal lines of the second branch lines 2 may be in the same layer as the first gate layer 153, or in the same layer as the second gate layer 155. With this embodiment, the VSS current density inside Dam section 300 can be reduced by using the characteristic that the resistivity of the material of the gate layer is higher than that of the material of the source-drain metal layer.
In the embodiment of the present invention, optionally, the third branch line 3 connecting the first branch line 1 and the second branch line 2 is the same layer as the first source-drain metal layer in the at least two source-drain metal layers, and the first source-drain metal layer is the source-drain metal layer with the smallest distance from the substrate in the at least two source-drain metal layers. That is, as shown in fig. 4, the third branch line 3 and the first source/drain metal layer 157 are in the same layer. With this embodiment, the third branch lines 3 penetrating through the Dam portion 300 are routed through the same layer as the first source-drain metal layer 157, so as to ensure the packaging reliability.
As shown in fig. 1, in the display panel according to the embodiment of the present invention, the display area 110 includes a plurality of data lines 30 arranged in parallel, wherein the fan-out trace arranged on the fan-out area 121 further includes a plurality of second fan-out traces 1212 arranged in parallel, the plurality of second fan-out traces 1212 are electrically connected to the plurality of data lines 30 in a one-to-one correspondence manner, so that the data signals for image display in the display area 110 are transmitted to the data lines 30 through the second fan-out traces 1212.
In the fan-out area 121, a plurality of second fan-out traces 1212 are sequentially arranged along the first direction X and are disposed at intervals.
In the embodiment of the present invention, as shown in fig. 4, in the plurality of data lines 30 in the display region 110, each data line 30 is located in one of the source-drain metal layers (one of the first source-drain metal layer 157, the second source-drain metal layer 160, and the third source-drain metal layer 162). The second fan-out traces 1212 respectively connected to each data line 30 in a one-to-one correspondence manner are corresponding to each other, and the second fan-out traces 1212 are respectively arranged in a staggered manner, specifically, two adjacent second fan-out traces 1212 are respectively located in different source-drain metal layers.
By adopting the embodiment, the second fan-out routing 1212 of the fan-out region 121 is made of the material on the same layer as the data line, and compared with the prior art that the material on the same layer as the gate is adopted, the second fan-out routing 1212 is made of the material on the same layer as the source-drain metal layer with lower resistivity, so that the resistance of the second fan-out routing 1212 can be greatly reduced, and the two adjacent second fan-out routing 1212 are located on different layers, so that the setting density of the second fan-out routing can be reduced, and the refresh frequency of the display panel is increased. Experiments prove that the second fan-out wire 1212 is made of the material of the same layer of the source-drain metal layer, so that the refresh frequency of the display panel is increased from 60Hz to about 100Hz, and the smaller the screen is, the more the refresh frequency is increased.
In an embodiment of the invention, the plurality of second fan-out traces 1212 are respectively located in the first source-drain metal layer 157 and the second source-drain metal layer 160, and the first source-drain metal layer 157 and the second source-drain metal layer 160 are staggered, for example, as shown in fig. 9 and fig. 10, the plurality of second fan-out traces 1212 includes a first portion 4 extending along the second direction and a second portion 5 extending along the third direction, where the first portion 4 may correspond to the bent portion of the non-display region, and the second portion 5 extends in a direction away from the display region 110 to extend to the pad region 130 to be electrically connected to the control IC.
In the embodiment of the present invention, as shown in fig. 10, of two adjacent second fan-out traces 1212, one of the first fan-out traces 1212 and the first source-drain metal layer 157 are on the same layer, and as shown in fig. 4, are also fabricated on the interlayer insulating layer 156, and optionally, are fabricated by using the same composition process as the first data line electrode 1571 and the second data line electrode 1572 of the first source-drain metal layer 157; the other first fan-out trace 1212 and the second source-drain metal layer 160 are the same layer, that is, are fabricated on the first planar layer 159, and optionally, are fabricated by the same patterning process as the third data line electrode 1601 of the second source-drain metal layer 160.
It should be noted that the plurality of second fan-out traces 1212 are not limited to be only able to adopt a configuration structure that the first source-drain metal layer 157 and the second source-drain metal layer 160 are respectively in the same layer, and the first source-drain metal layer 157 and the second source-drain metal layer 160 are arranged in a staggered manner, where each second fan-out trace 1212 in the plurality of second fan-out traces 1212 is respectively in the same layer with one of the first source-drain metal layer 157, the second source-drain metal layer 160, and the third source-drain metal layer 162, and two adjacent second fan-out traces 1212 are located in different layers and belong to the protection scope of the present invention.
In an embodiment of the invention, optionally, the Dam portion 300 is disposed on the first portion 4 of the plurality of second fan-out traces 1212, so as to facilitate a narrow frame design of the display device.
In another embodiment of the display panel according to the embodiment of the invention, as shown in fig. 11, the Dam portion 300 is disposed on the second portion 5 of the plurality of second fan-out traces 1212, wherein the second fan-out traces 1212 disposed according to the above-mentioned implementation structure are located on a side of the Dam portion 300 close to the display area 110. The fan-out wiring further comprises a plurality of parallel third fan-out lines 1213, the plurality of third fan-out lines 1213 are connected with the plurality of second fan-out wirings 1212 in a one-to-one correspondence manner, and each third fan-out line 1213 penetrates through the Dam portion 300 and extends in a direction away from the display area.
In the embodiment of the present invention, as shown in fig. 4, optionally, the third fan-out line 1213 and the LS layer 142 are the same layer.
By adopting the embodiment, each fan-out wire connected with the data line of the display area in the fan-out area 121 respectively comprises the second fan-out wire 1212 and the third fan-out wire 1213, each second fan-out wire 1212 in the plurality of second fan-out wires 1212 is respectively connected with one of the first source drain metal layer 157, the second source drain metal layer 160 and the third source drain metal layer 162 in the same layer, and the two adjacent second fan-out wires 1212 are located on the basis of the arrangement structure of the different layers, when the Dam portion 300 is passed out, the third fan-out wire 1213 in the same layer as the LS layer 142 is adopted for switching, wherein the resistivity of the LS layer 142 is equivalent to the resistivity of the material for manufacturing the source drain metal layer and is about 0.052 Ω.
In the embodiment of the present invention, optionally, a distance between a connection point position of the second fan-out trace 1212 and the third fan-out trace 1213 and the Dam portion 300 is located above 50 um.
In another embodiment of the display panel according to the embodiment of the present invention, the third fan-out line 1213 and the gate layer of the display area are the same layer.
The driving unit includes at least two gate layers insulated from each other, wherein the third fan-out trace is in the same layer as the gate layer of one of the layers, or the third fan-out trace includes multiple layers of traces connected to each other and in the same layer as the gate layers of at least two layers, respectively.
With this embodiment, when the Dam portion 300 is penetrated out, the third fan-out line 1213 of a layer different from that of the second fan-out line 1212 is used for switching, for example, the third fan-out line 1213 may be the same layer as the LS layer 142 or the same layer as the gate layer, so that the upper inorganic layer is used for protection to block the ingress of the upper moisture, and the package reliability problem caused by the fact that the moisture enters the inside of the Dam portion 300 along the edge of the second fan-out line 1212 when the second fan-out line 1212 penetrates out of the Dam portion 300 can be prevented.
In one embodiment, as shown in fig. 4 in combination with fig. 12, taking the gate layer of the display region 110 including the first gate layer 152 and the second gate layer 155 as an example, the third fan-out line 1213 includes two layers of traces connected to each other and respectively disposed at the same layer as the first gate layer 152 and the second gate layer 155, and the two layers of traces are connected to each other through a via penetrating through the second gate insulating layer 154.
Similarly, when the display region 110 includes more than two gate layers, similarly, the third fan-out trace may include a plurality of layers of traces that are connected to each other and are respectively in the same layer as at least two gate layers, and the specific implementation structure may be as shown in fig. 12, and detailed description of each implementation structure is not repeated.
In another embodiment of the display panel according to the embodiment of the present invention, in a case that the driving unit includes at least two gate layers insulated from each other, as shown in fig. 13, along an arrangement direction of the second fan-out traces 1212, the plurality of second fan-out traces 1212 includes a plurality of routing groups 6, a number of the second fan-out traces 1212 in each routing group 6 is the same as a number of the gate layers, the second fan-out trace 1212 in each routing group 6 is the same layer as the gate layer in one of the layers, and at least two second fan-out traces 1212 in each routing group 6 are respectively the same layer as the gate layers in different layers.
Taking the driving unit including three gate layers as an example, as shown in fig. 13, one routing group 6 includes three second fan-out traces 1212, where the first second fan-out trace 1212 and the first gate layer that are sequentially arranged are at the same layer, the second fan-out trace 1212 and the second gate layer are at the same layer, and the third second fan-out trace 1212 and the third gate layer are at the same layer, so that the second fan-out trace 1212 of each routing group 6 is disposed and routed according to the method, and is formed as a plurality of routing groups 6 that are sequentially arranged, and the plurality of second fan-out traces 1212 adopt different gate layer alternating routing structures.
By adopting the embodiment, under the condition that the driving unit comprises at least two mutually insulated gate layers, the second fan-out wires adopt different gate layer alternative wire routing modes, so that the effect of reducing lateral capacitance between data lines is achieved by utilizing thicker dielectric layers among multiple gate layers, and the effects of high-frequency display and narrow frames are achieved.
In another aspect, an embodiment of the present invention further provides a display device, where the display device includes the display panel with any one of the above embodiments.
In the embodiment of the present invention, with reference to fig. 1 to 13, a specific implementation structure of a display device using the display panel according to the embodiment of the present invention can be obtained, and will not be described in detail herein.
While the preferred embodiments of the present invention have been described, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention.
Claims (13)
1. A display panel comprising a display area and a non-display area adjacent to an edge of the display area, the non-display area comprising a fan-out area, the display area being provided with at least one power signal line, the fan-out area being provided with at least one fan-out trace, wherein:
a first fan-out wire of the at least one fan-out wire is connected with a first power signal line of the at least one power signal line, at least a part of line segments of the first fan-out wire comprise at least two branch lines, and the at least two branch lines are respectively arranged around the display area and connected at one position of the fan-out area.
2. The display panel according to claim 1, wherein a bank portion is provided on the non-display region so as to surround the display region, wherein a first branch line of the at least two branch lines is located on a side of the bank portion close to the display region, and a second branch line of the at least two branch lines other than the first branch line is located on a side of the bank portion away from the display region.
3. The display panel of claim 2, wherein the first branch line and the second branch line are metal traces located at different layers; or,
at least one of the first branch line and the second branch line comprises at least two layers of metal traces connected with each other.
4. The display panel according to claim 3, wherein the display region comprises a substrate base plate and a driving unit located on the substrate base plate, the driving unit comprises at least two source-drain metal layers insulated from each other, and the metal trace and one of the source-drain metal layers are in the same layer.
5. The display panel according to claim 3, wherein the display region comprises a substrate base plate, a shielding layer on the substrate base plate, and a driving unit on the shielding layer, wherein the driving unit comprises a gate layer and at least two mutually insulated source drain metal layers;
the first branch line is a metal wire positioned on one source drain metal layer; or the first branch line comprises metal wires which are mutually connected and are respectively in the same layer with the source drain metal layers of at least two layers;
the second branch line is a metal wire positioned on the shielding layer; or, the second branch line is a metal wire located on the gate layer.
6. The display panel of claim 4 or 5, wherein the first fan-out trace further comprises a third branch line penetrating through the bank portion and connecting the first branch line and the second branch line and extending in a direction away from the display region, wherein the third branch line is on the same layer as the first source-drain metal layer in the at least two source-drain metal layers, and the first source-drain metal layer is a source-drain metal layer in the at least two source-drain metal layers and having a smallest distance from the substrate.
7. The display panel of claim 1, wherein the display area comprises an arc-shaped border and a straight border connected to the arc-shaped border, and wherein the at least two branch lines are disposed around the arc-shaped border and extend to the straight border, connecting at one side of the straight border.
8. The display panel of claim 2, wherein the first branch line has a greater trace width than the second branch line.
9. The display panel of claim 1, wherein the display area comprises a plurality of data lines arranged in parallel, the fan-out trace further comprises a plurality of second fan-out traces arranged in parallel, and the plurality of second fan-out traces are electrically connected with the plurality of data lines in a one-to-one correspondence;
the display area comprises a substrate and a driving unit positioned on the substrate, the driving unit comprises at least two mutually insulated source drain metal layers, and each data line is positioned on one of the source drain metal layers; and two adjacent second fan-out wires are respectively positioned on different source-drain metal layers.
10. The display panel of claim 9, wherein a dam is disposed around the display area on the non-display area, the second fan-out trace being located on a side of the dam proximate to the display area;
the fan-out wiring also comprises a plurality of parallel third fan-out wirings, the third fan-out wirings are connected with the second fan-out wirings in a one-to-one correspondence mode, and each third fan-out wiring penetrates through the dam part and extends towards the direction far away from the display area.
11. The display panel according to claim 10, wherein the display region further comprises a barrier layer between the substrate base plate and the driving unit, and the driving unit comprises at least two gate layers insulated from each other;
the third fan-out routing and the shielding layer are in the same layer; or the third fan-out wiring and the gate layer of one of the layers are in the same layer, or the third fan-out wiring comprises a plurality of layers of wirings which are connected with each other and are respectively in the same layer with the gate layers of at least two layers.
12. The display panel of claim 1, wherein the display area comprises a plurality of data lines arranged in parallel, the fan-out trace further comprises a plurality of second fan-out traces arranged in parallel, and the plurality of second fan-out traces are electrically connected with the plurality of data lines in a one-to-one correspondence;
the display area comprises a substrate and a driving unit positioned on the substrate, wherein the driving unit comprises at least two mutually insulated gate layers;
the second fan-out wires in each wire group are the same as the gate layer in one layer, and at least two second fan-out wires in each wire group are respectively in the same layer with the gate layer in a different layer.
13. A display device characterized by comprising the display panel according to any one of claims 1 to 12.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211217601.9A CN115581089A (en) | 2022-09-30 | 2022-09-30 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202211217601.9A CN115581089A (en) | 2022-09-30 | 2022-09-30 | Display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115581089A true CN115581089A (en) | 2023-01-06 |
Family
ID=84582515
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202211217601.9A Pending CN115581089A (en) | 2022-09-30 | 2022-09-30 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115581089A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024197592A1 (en) * | 2023-03-28 | 2024-10-03 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111508972A (en) * | 2020-04-21 | 2020-08-07 | 武汉华星光电半导体显示技术有限公司 | Flexible array substrate, flexible display panel and preparation method thereof |
| CN113658985A (en) * | 2019-06-27 | 2021-11-16 | 武汉天马微电子有限公司 | Display panel and display device |
| US20220123022A1 (en) * | 2020-04-15 | 2022-04-21 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Array substrate and display panel |
| CN114420734A (en) * | 2022-01-13 | 2022-04-29 | 深圳市华星光电半导体显示技术有限公司 | Organic electroluminescent display device |
| CN114721534A (en) * | 2021-01-04 | 2022-07-08 | 京东方科技集团股份有限公司 | Display substrate and display device |
-
2022
- 2022-09-30 CN CN202211217601.9A patent/CN115581089A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113658985A (en) * | 2019-06-27 | 2021-11-16 | 武汉天马微电子有限公司 | Display panel and display device |
| US20220123022A1 (en) * | 2020-04-15 | 2022-04-21 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Array substrate and display panel |
| CN111508972A (en) * | 2020-04-21 | 2020-08-07 | 武汉华星光电半导体显示技术有限公司 | Flexible array substrate, flexible display panel and preparation method thereof |
| CN114721534A (en) * | 2021-01-04 | 2022-07-08 | 京东方科技集团股份有限公司 | Display substrate and display device |
| CN114420734A (en) * | 2022-01-13 | 2022-04-29 | 深圳市华星光电半导体显示技术有限公司 | Organic electroluminescent display device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2024197592A1 (en) * | 2023-03-28 | 2024-10-03 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12035589B2 (en) | Display substrate, and display device | |
| US8847246B2 (en) | Organic light emitting diode display | |
| CN113078195B (en) | Display device, display panel and manufacturing method thereof | |
| WO2021254319A1 (en) | Display substrate and display device | |
| CN108206200A (en) | Organic light-emitting display device | |
| KR101808730B1 (en) | Organic light emitting diode display | |
| CN109671742B (en) | AMOLED display panel | |
| KR20170003388A (en) | Touch sensor integrated display device and method of manufacturing the same | |
| CN112947794B (en) | Touch display panel and display device | |
| CN111477676A (en) | Display panel, manufacturing method thereof and display device | |
| JP2010032838A (en) | Display device and manufacturing method for display device | |
| JP2018194571A (en) | Display device | |
| JP2010055070A (en) | Display device and display device manufacturing method | |
| CN110071147A (en) | Display panel and electronic equipment | |
| CN111509001A (en) | Organic light emitting diode display | |
| KR101056445B1 (en) | Display | |
| WO2019187151A1 (en) | Display device | |
| CN115581089A (en) | Display panel and display device | |
| WO2024109473A1 (en) | Touch display panel and display device | |
| WO2020161877A1 (en) | Display device | |
| JP5627682B2 (en) | Organic EL display device | |
| CN218938924U (en) | Touch display panel and display device | |
| JP2005128040A (en) | Display device | |
| CN110071146B (en) | Display panel and electronic device | |
| KR20180025104A (en) | Organic light emitting display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |