CN115543490A - Flash memory firmware starting method and system - Google Patents

Flash memory firmware starting method and system Download PDF

Info

Publication number
CN115543490A
CN115543490A CN202211525410.9A CN202211525410A CN115543490A CN 115543490 A CN115543490 A CN 115543490A CN 202211525410 A CN202211525410 A CN 202211525410A CN 115543490 A CN115543490 A CN 115543490A
Authority
CN
China
Prior art keywords
starting
parameter
information
generate
optimization
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202211525410.9A
Other languages
Chinese (zh)
Other versions
CN115543490B (en
Inventor
宋远岑
陈育鸣
王展南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Huacun Electronic Technology Co Ltd
Original Assignee
Jiangsu Huacun Electronic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Huacun Electronic Technology Co Ltd filed Critical Jiangsu Huacun Electronic Technology Co Ltd
Priority to CN202211525410.9A priority Critical patent/CN115543490B/en
Publication of CN115543490A publication Critical patent/CN115543490A/en
Application granted granted Critical
Publication of CN115543490B publication Critical patent/CN115543490B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/445Program loading or initiating
    • G06F9/44505Configuring for program initiating, e.g. using registry, configuration files
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The invention discloses a flash memory firmware starting method and a flash memory firmware starting system, wherein the method is applied to first flash memory equipment, the equipment comprises first flash memory firmware, and the method comprises the following steps: generating first starting process information; generating a first set of startup parameters; generating a first serialized adjustment result; generating first starting speed information and first response time information; generating a first optimization instruction; optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result. The technical problem that threads, thread numbers and access speeds of the flash firmware are not matched with the operating efficiency of the flash firmware is solved, starting parameters are optimized and adjusted, the thread numbers are reduced, the access speed is improved, the thread, thread numbers and access speed are adaptively matched with the operating efficiency of the flash firmware, the starting speed of the flash firmware is improved, and the response time is shortened.

Description

Flash memory firmware starting method and system
Technical Field
The invention relates to the technical field of artificial intelligence, in particular to a method and a system for starting flash firmware.
Background
At present, a large amount of storage files are used by flash firmware, a large amount of parallel data processing often occurs in the use process, starting parameters such as different threads, thread numbers, access speeds and the like can inevitably occur at the same time due to a large amount of parallel data, and if the types of thread scheduling are improper, the thread numbers are too large, and the access speeds are too slow, the starting performance is deteriorated, so that the flash firmware starting scheme is optimized, the parameter thresholds of the starting speed threshold interval and the response time threshold interval are set in a user-defined manner, and the related starting technical problems of the flash firmware can be effectively improved.
The technical problem that threads, thread numbers and access speed of flash firmware are not matched with the operating efficiency of the flash firmware exists in the prior art.
Disclosure of Invention
The application provides the starting method and the starting system of the flash firmware, solves the technical problem that the thread, thread number and access speed of the flash firmware are not matched with the running efficiency of the flash firmware, achieves the aim that the thread, thread number and access speed are adaptively matched with the running efficiency of the flash firmware, further improves the starting speed of the flash firmware, and reduces the response time.
In view of the foregoing, the present application provides a method and system for starting flash firmware.
In a first aspect, the present application provides a flash firmware boot method, where the method is applied to a first flash device, where the device includes a first flash firmware, and the method includes: when a first connection signal is detected, performing starting process extraction on the first flash memory firmware to generate first starting process information, wherein the first starting process information comprises multi-level starting node information; traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set; carrying out serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result; traversing the first serialized adjustment result to perform starting performance analysis, and generating first starting speed information and first response time information; when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction; according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result.
In a second aspect, the present application provides a flash firmware boot system, where the method is applied to a first flash device, where the device includes a first flash firmware, and the system includes: a first generating unit, configured to, when a first connection signal is detected, perform boot process extraction on the first flash firmware to generate first boot process information, where the first boot process information includes multi-level boot node information; the second generating unit is used for traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set; a third generating unit, configured to perform serialization adjustment on the first startup parameter based on startup timing information, and generate a first serialization adjustment result; a fourth generating unit, configured to traverse the first serialized adjustment result to perform start performance analysis, and generate first start speed information and first response time information; a fifth generating unit, configured to generate a first optimization instruction when the first start speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement; a sixth generating unit, configured to perform optimization analysis on the first start parameter based on the start timing information according to the first optimization instruction, and generate a first optimization result; and the first control unit is used for carrying out flash firmware starting control according to the first optimization result.
In a third aspect, the present application provides an electronic device comprising a memory, a processor and a computer program stored on the memory and executable on the processor, wherein the processor implements the steps of the method according to any one of the first aspect when executing the program.
In a fourth aspect, the present application provides a computer program product comprising a computer program and/or instructions, wherein the computer program and/or instructions, when executed by a processor, implement the steps of the method of any of the first aspects.
One or more technical solutions provided in the present application have at least the following technical effects or advantages:
when a first connection signal is detected, the first flash memory firmware is subjected to starting process extraction to generate first starting process information, wherein the first starting process information comprises multi-level starting node information; traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set; performing serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result; traversing the first serialization adjustment result to carry out starting performance analysis, and generating first starting speed information and first response time information; when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction; according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result. The embodiment of the application solves the technical problem that the thread, thread number and access speed of the flash firmware are not matched with the operating efficiency of the flash firmware, optimizes and adjusts the starting parameters, reduces the thread number, improves the access speed, achieves the purpose that the thread, thread number and access speed are adaptively matched with the operating efficiency of the flash firmware, further improves the starting speed of the flash firmware, and reduces the response time.
The foregoing description is only an overview of the technical solutions of the present application, and the present application can be implemented according to the content of the description in order to make the technical means of the present application more clearly understood, and the following detailed description of the present application is given in order to make the above and other objects, features, and advantages of the present application more clearly understandable.
Drawings
FIG. 1 is a flowchart illustrating a method for starting flash firmware according to the present application;
FIG. 2 is a flowchart illustrating a method for starting a flash firmware to obtain a first response time information according to the present application;
FIG. 3 is a schematic flowchart illustrating a method for generating first boot speed information according to the present invention;
FIG. 4 is a schematic flow chart illustrating a first and second parameter optimization subspace generation method according to the present invention;
FIG. 5 is a block diagram of a flash firmware boot system according to the present application;
fig. 6 is a schematic structural diagram of an exemplary electronic device of the present application.
Description of reference numerals: the electronic device comprises a first generating unit 11, a second generating unit 12, a third generating unit 13, a fourth generating unit 14, a fifth generating unit 15, a sixth generating unit 16, a first executing unit 17, an electronic device 300, a memory 301, a processor 302, a communication interface 303 and a bus architecture 304.
Detailed Description
The application provides the starting method and the starting system of the flash firmware, solves the technical problem that the thread, thread number and access speed of the flash firmware are not matched with the running efficiency of the flash firmware, achieves the aim that the thread, thread number and access speed are adaptively matched with the running efficiency of the flash firmware, further improves the starting speed of the flash firmware, and reduces the response time.
Summary of the application
In the using process of the flash firmware, the thread scheduling type is improper, the thread number is too much, the access speed is too slow, and the using operation of a deployment interface driver is complex and difficult to popularize and use due to the fact that a large amount of parallel data are processed.
The technical problem that threads, thread numbers and access speed of flash firmware are not matched with the running efficiency of the flash firmware exists in the prior art.
In view of the above technical problems, the technical solution provided by the present application has the following general idea:
the application provides a flash memory firmware starting method, wherein the method is applied to a first flash memory device, the device comprises a first flash memory firmware, and the method comprises the following steps: when a first connection signal is detected, performing starting process extraction on the first flash memory firmware to generate first starting process information, wherein the first starting process information comprises multi-level starting node information; traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set; carrying out serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result; traversing the first serialization adjustment result to carry out starting performance analysis, and generating first starting speed information and first response time information; when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction; according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result.
Having described the principles of the present application, various non-limiting embodiments thereof will now be described in detail with reference to the accompanying drawings.
Example one
As shown in fig. 1, the present application provides a flash firmware boot method, where the method is applied to a first flash device, where the device includes a first flash firmware, and the method includes:
s100: when a first connection signal is detected, performing starting process extraction on the first flash memory firmware to generate first starting process information, wherein the first starting process information comprises multi-level starting node information;
specifically, the first connection signal may be a start signal of the first flash firmware, the start signal performs start process extraction on the first flash firmware to generate first start process information, each time when the first flash firmware is started may have a different thread, thread number, access speed, or other related start parameters, the first start process information is real-time thread, thread number, access speed, or other related start parameter process information at the start time of the first flash firmware, the first start process information includes multi-level start node information, and the start node information may include a start address determined in a process of accessing the first flash firmware to the first connection signal.
Further specifically, the hierarchical boot information of the multi-level boot node information needs to be specifically determined by combining with an operation instruction set of the first flash memory device, for example, the hierarchy of the flash memory firmware may be a Bulk-Only transmission layer, a flash memory read-write layer, or other types of hierarchies, where the Bulk-Only transmission layer includes processing of various device requests and processing of data transmission between the host and the device; the flash memory read-write layer is also the bottom layer of the program, comprises read-write operation on the flash memory, specifically determines the starting process of the first flash memory firmware and the multi-level starting node information, and ensures the address jump operation of the read-write operation of the flash memory device.
S200: traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set;
specifically, traversing the multi-level boot node information by combining the operation running instruction set information of the first flash memory device to extract boot parameters, where the first boot parameter set represents threads, thread numbers, and access speeds that need to be called when each level controls the flash memory hardware to boot corresponding program codes, data distribution of the first boot parameter set has a precedence order, the precedence order corresponds to the operation running instruction set of the first flash memory device, and the first boot parameter set, that is, data information of the boot process of the first flash memory device, provides a data base for subsequent data processing.
S300: performing serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result;
s400: traversing the first serialized adjustment result to perform starting performance analysis, and generating first starting speed information and first response time information;
specifically, the start timing information includes a device running preparation of the start process of the first flash memory device, and is actually described specifically by combining with a peripheral device, where usually, there is a retrieval jump of address information, a conversion display of data information, or other related data reading preparation in a data reading process, and there may be execution of parallel tasks in an actual execution process, where no further analysis is performed, the start timing information is determined based on the timing of the operation running instruction set information, and the serialization adjustment is performed on the first start parameter based on the start timing information, and the serialization adjustment may adjust the data distribution of the first start parameter to generate a first serialization adjustment result, where the first serialization adjustment result is parameter information determined by starting the first flash memory firmware; and traversing the first serialized adjustment result to perform starting performance analysis, wherein the evaluation index of the starting performance can be starting speed and response time, limiting the actual performance analysis evaluation index, and generating first starting speed information and first response time information.
Further specifically, the serialization adjustment may adjust the data distribution of the first start parameter, the data of the first start parameter may be threads, thread numbers, and access speeds, and perform specific corresponding adjustment, the start timing information may combine with the sequence of data processing to arrange the threads of the first flash memory device, and after determining the specific sequence of the threads, the thread numbers corresponding to the start operation steps of the first flash memory device may be determined, and the access speed needs to be further determined by combining with the threads, the thread numbers, and the operating efficiency of the first flash memory device, which is not described herein.
S500: when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction;
s600: according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result;
s700: and performing flash firmware starting control according to the first optimization result.
Specifically, the first preset requirement is a preset standard of starting speed information, the second preset requirement is a preset standard of response time information, the preset standard can be a response time threshold and a starting speed threshold of the first flash memory device, the starting parameters of the first flash memory device can be limited through the preset standard, the optimized parameters are properly and selectively adjusted in combination with user requirements, and when the first starting speed information meets the first preset requirement and the first response time information meets the second preset requirement, the first flash memory device does not need to be optimized; the first starting speed information does not meet a first preset requirement or the first response time information does not meet a second preset requirement, and a first optimization instruction is generated; the first starting speed information does not meet a first preset requirement and the first response time information does not meet a second preset requirement, and a first optimization instruction is generated; and according to the first optimization instruction, performing optimization analysis on the first starting parameter based on the starting time sequence information to generate a first optimization result, wherein the first optimization result comprises a control instruction, and the control instruction can control the starting of the first flash memory firmware.
Further, as shown in fig. 2, the traversing the first serialized adjustment result to perform start performance analysis, and generating first start speed information and first response time information, where the step S400 further includes:
s410: setting a first performance evaluation index, wherein the first performance evaluation index comprises starting speed information and response time information;
s420: traversing the first serialized adjustment result to perform correlation analysis according to the starting speed information to obtain the first starting speed information;
s430: and traversing the first serialization adjustment result for correlation analysis according to the response time information to obtain the first response time information.
Specifically, a first performance evaluation index is set, where the first performance evaluation index includes start speed information and response time information, the first performance evaluation index is not unique, the first performance evaluation index performs specific index correspondence by combining with the device start parameter of the first flash firmware, and the first performance evaluation index may be a type of thread scheduling, a thread number, or an access speed; traversing the first serialization adjustment result to perform association analysis according to the starting speed information, and acquiring the correlation between the starting speed information and the first serialization adjustment result based on the association analysis to acquire the first starting speed information; and traversing the first serialization adjustment result for association analysis according to the response time information, and acquiring the correlation between the response time information and the first serialization adjustment result based on the association analysis to acquire the first response time information.
Further specifically, the first performance evaluation index may be a type of thread scheduling, a thread number, or an access speed, which is further described with reference to examples, that a large number of parallel tasks may exist in actual operation of the first flash firmware, which causes a starting process performed by the first flash firmware to be improperly matched with the type of thread scheduling, so that the starting performance of the first flash firmware is deteriorated; the thread number is too large, so that the starting process of the first flash memory firmware is slowed down, and the starting performance of the first flash memory firmware is deteriorated; the access speed is low, which causes the running efficiency of the boot process of the first flash firmware to be reduced, and the boot performance of the first flash firmware is deteriorated.
Further, the traversing the first serialized adjustment result according to the start speed information to perform association analysis, so as to obtain the first start speed information, and step S420 further includes:
s421: acquiring first correlation analysis data according to the first flash memory firmware, wherein the first correlation analysis data comprises starting speed historical data and starting parameter historical data;
s422: setting the starting speed historical data as a first reference sequence;
s423: setting the starting parameter historical data as a first comparison sequence;
s424: performing dimension processing on the first reference number sequence and the first comparison number sequence to generate a second reference number sequence and a second comparison number sequence;
s425: generating a first correlation coefficient set according to the second reference number sequence and the second comparison number sequence;
s426: generating a first association degree set according to the first association coefficient set;
s427: and traversing the first serialized adjustment result according to the first association degree set to generate the first starting speed information.
Specifically, in order to more accurately determine the correlation between the starting speed and the starting parameter, the correlation between the response time and the starting parameter, preferably determined by gray correlation analysis, which is commonly used in a method for analyzing the correlation between nonlinear data, the process takes the correlation between the starting speed and the starting parameter as an example without limitation: acquiring starting speed information and starting parameter information of flash firmware of the same type as the first flash firmware based on big data according to the first flash firmware, and determining the starting speed information and the starting parameter information as first associated analysis data, wherein the first associated analysis data comprises starting speed historical data and starting parameter historical data; setting the starting speed historical data as a first reference number sequence, wherein common different operation instructions correspond to different thread type schedules and thread numbers of the first flash memory firmware, the different thread type schedules and thread numbers can cause different access speeds, and the reliability of a data analysis process is ensured by setting the starting speed historical data as the first reference number sequence; setting the starting parameter historical data as a first comparison sequence, wherein the starting parameter historical data is different due to processing technology or other related problems in the actual using process of common and different flash firmware; performing dimension processing on the first reference number sequence and the first comparison number sequence to generate a second reference number sequence and a second comparison number sequence; according to the second reference sequence and the second comparison sequence, the dimension processing combines a similarity criterion and is based on a similar second theorem, wherein the similarity criterion and the similar second theorem are conventional technical means to generate a first correlation coefficient set, and specifically, an analysis process of each starting parameter in the first correlation coefficient set is a correlation coefficient between a specific value of the starting parameter corresponding to the second comparison sequence in the plurality of historical data and the starting speed determined by the second reference sequence; generating a first association degree set according to the first association coefficient set, wherein the association degree of each starting parameter of the first association degree set is the average value of a plurality of association coefficients; traversing the first serialized adjustment result according to the first association degree set to generate the first starting speed information, determining historical parameter data as the actual starting process of the flash firmware, performing traversal adjustment optimization on the first serialized adjustment result based on the historical parameter data to obtain the first starting speed information, and ensuring the adaptability of the first starting speed information data. Further, the determination method of the first response time information is completely the same as the determination method of the first start speed information, and details are not repeated herein.
Further, as shown in fig. 3, the step S427 further includes, by traversing the first serialized adjustment result according to the first set of relevance degrees, generating the first start speed information:
s4271; traversing the starting parameter historical data based on the starting speed historical data to generate a first correlation function set;
s4272; adjusting the first correlation function set according to the first correlation degree set to generate a second correlation function set;
s4273; and traversing the first serialized adjustment result, inputting the first starting parameter into the second association function set, and generating the first starting speed information.
Specifically, based on the historical data of the starting speed, traversing the historical data of the starting parameters to generate a first correlation function set, generally, different correlation functions correspond to different starting parameters and starting speeds, different starting parameters and starting speeds correspond to different correlation functions, and performing traversal calculation on the correlation functions to obtain the first correlation function set; adjusting the first correlation function set according to the first correlation degree set to generate a second correlation function set, wherein different starting parameters and starting speeds correspond to different correlation degrees, and performing weight distribution on output values of the correlation functions according to the correlation degrees; traversing the first serialized adjustment result, inputting the first starting parameter into the second correlation function set to generate the first starting speed information, obtaining a weighted average of the weight distribution result to obtain the starting speed, performing traversal calculation on data to obtain the starting speed information at multiple moments, and adjusting the data by combining correlation analysis between the data and the corresponding function relationship between the data to ensure the effectiveness of the starting speed information.
More specifically, the weight assignment may be performed based on the association degree data, where different activation parameters and activation speeds correspond to different association degrees, a sum of the different association degrees is determined as a denominator, one of the different association degrees is determined as a numerator, and the numerator and the denominator are determined as weight values of the weight assignment, and the actual operation is performed.
Further, the optimizing and analyzing the first startup parameter based on the startup time sequence to generate a first optimization result, and step S600 further includes:
s610: obtaining a third set of correlation functions, wherein the third set of correlation functions characterizes a functional relationship between a starting parameter and a response time;
s620: obtaining a second relevance set, wherein the second relevance set characterizes a relevance coefficient between a starting parameter and a response time;
s630: adjusting the third correlation function set according to the second correlation degree set to generate a fourth correlation function set;
and S640: generating a first parameter optimization space according to the second correlation function set and the fourth correlation function set, wherein the dimension of the first parameter optimization space is the same as that of the first starting parameter;
s650: matching a first activation speed threshold and a first response time threshold based on the activation timing;
s660: and inputting the first starting speed threshold and the first response time threshold into the first parameter optimization space to generate the first optimization result.
Specifically, a third set of correlation functions is obtained, wherein the third set of correlation functions represents a functional relationship between a start parameter and a response time, and in common, the start parameter of the first flash firmware includes parameter data of multiple dimensions, including but not limited to a thread, a thread number, and an access speed; obtaining a second relevance set, wherein the second relevance set represents a relevance coefficient between a starting parameter and response time; adjusting the third correlation function set according to the second correlation degree set to generate a fourth correlation function set, wherein different correlation functions correspond to different relational expressions of starting parameters and response time and also correspond to different correlation degrees, and weight distribution is performed on output values of the correlation functions according to the correlation degrees; generating a first parameter optimization space according to the second correlation function set and the fourth correlation function set, wherein the dimension of the first parameter optimization space is the same as that of the first starting parameter; matching a first start speed threshold value and a first response time threshold value based on the start timing sequence, wherein generally, each moment has a corresponding start speed threshold value and a corresponding response time threshold value; and inputting the first starting speed threshold and the first response time threshold into the first parameter optimization space to generate the first optimization result.
Further, the generating a first parameter optimization space according to the second set of correlation functions and the fourth set of correlation functions, step S640 further includes:
s641: inputting the starting parameter historical data into the second correlation function set to generate a first space particle set;
s642: inputting the starting parameter historical data into the fourth correlation function set to generate a second spatial particle set;
s643: constructing a first parameter optimization subspace according to the first space particle set;
s644: constructing a second parameter optimization subspace according to the second space particle set;
s645: and combining the first parameter optimization subspace and the second parameter optimization subspace to generate the first parameter optimization space.
Specifically, the starting parameter historical data is input into the second correlation function set to generate a first spatial particle set, and after different starting parameters are input into the correlation function set, the corresponding starting speed and starting parameter set after a weighted average is obtained are obtained; inputting the starting parameter historical data into the fourth correlation function set to generate a second space particle set, wherein the dimensionality of different starting parameter indexes is the same as the parameter dimensionality of the fourth correlation function set; constructing a first parameter optimization subspace according to the first space particle set; constructing a second parameter optimization subspace according to the second space particle set; and combining the first parameter optimization subspace and the second parameter optimization subspace, wherein the spatial combination is combined with the correspondence of the starting parameter historical data of the first parameter optimization subspace and the starting parameter historical data of the second parameter optimization subspace to carry out spatial combination, so as to generate the first parameter optimization space.
More specifically, different startup parameters are input into a correlation function set, then a weighted average is obtained, then a corresponding startup speed and a corresponding startup parameter set are obtained, the sum of weight values corresponding to the weighted average is 1, correlation analysis is performed on the startup parameters and the startup speed, the correlation is determined, the correlation corresponding to the parameter with the larger influence on the startup speed in the startup parameters is high, the correlation corresponding to the parameter with the smaller influence on the startup speed in the startup parameters is low, the sum of all correlation determined by the startup parameters related to the startup speed is used as a denominator, a certain correlation is used as a numerator, ratio data determined by the denominator and the numerator is determined as a weight value corresponding to a certain correlation, and after successive operation, the results are added to obtain the weighted average.
Further, as shown in fig. 4, the present application further includes:
s6451: setting the growth direction of a first particle set according to the second correlation function set;
s6452: setting a second particle set growth direction according to the fourth set of correlation functions, wherein the first particle set growth direction and the second particle set growth direction are the same and the unit length is the same;
s6453: generating a first cutting direction, wherein the first cutting direction and the particle set growth direction are perpendicular to each other;
s6454: generating the first parameter-optimized subspace based on the first particle set growth direction and the first cutting direction;
s6455: generating the second parameter-optimized subspace based on the second particle set growth direction and the first cutting direction.
Specifically, according to the second correlation function set, setting a growth direction of a first particle set, ensuring that a starting speed is increased along with the change of a starting parameter in a certain direction in a space, wherein the direction is uniquely determined for the starting parameter of the same second correlation function set, and performing direction vector synthesis on a plurality of directions to determine a certain direction in the space; setting a second particle set growth direction according to the fourth set of correlation functions, wherein the first particle set growth direction and the second particle set growth direction are the same and have the same unit length, which is simply the starting speed and the response time corresponding to the starting parameters with the same variation degree; generating a first cutting direction, wherein the first cutting direction and the particle set growth direction are perpendicular to each other, and viewed in the longitudinal direction, the starting parameters of the particle growth set corresponding to longitudinal variation correspond to different starting speeds and response times, the transverse direction is the cutting direction, and the transverse direction is all the starting parameter values corresponding to the same starting speed or response time, and the two directions are perpendicular to each other; generating the first parameter-optimized subspace based on the first particle set growth direction and the first cutting direction; and generating a second parameter optimization subspace based on the second particle set growth direction and the first cutting direction, dividing the space after the first starting speed threshold and the first response time threshold are input into the optimization space, and then taking an intersection at each moment to obtain a starting parameter set meeting the difference between the starting speed and the response time.
More specifically, the first startup speed threshold is input into the first parameter optimization space, and the determined startup parameter set may be determined as a first parameter interval; the first response time threshold is input into the first parameter optimization space, and the determined starting parameter set can be determined as a second parameter interval. If the first parameter interval and the second parameter interval have an intersection, the intersection of the first parameter interval and the second parameter interval is the first optimization result; and if the first parameter interval and the second parameter interval do not have intersection, sending the distance between the two intervals of the first parameter interval and the second parameter interval to a professional, and properly optimizing and adjusting the first response time threshold or the first starting speed threshold.
In summary, the flash firmware boot method and system provided by the present application have the following technical effects:
1. when the first connection signal is detected, the first flash memory firmware is subjected to starting process extraction to generate first starting process information, wherein the first starting process information comprises multi-level starting node information; traversing multi-level starting node information to extract starting parameters and generating a first starting parameter set; performing serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result; traversing the first serialization adjustment result to carry out starting performance analysis, and generating first starting speed information and first response time information; when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction; according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result. The application provides a method and a system for starting the flash firmware, so that the technical problem that threads, thread numbers and access speed of the flash firmware are not matched with the operating efficiency of the flash firmware is solved, starting parameters are optimized and adjusted, the thread numbers are reduced, the access speed is increased, the operating efficiency that the threads, the thread numbers and the access speed are adaptively matched with the flash firmware is achieved, the starting speed of the flash firmware is increased, and the response time is shortened.
2. The method comprises the steps that first correlation analysis data are collected according to first flash memory firmware, wherein the first correlation analysis data comprise starting speed historical data and starting parameter historical data; setting starting speed historical data as a first reference sequence; setting the starting parameter historical data as a first comparison sequence; performing dimension processing on the first reference number sequence and the first comparison number sequence to generate a second reference number sequence and a second comparison number sequence; generating a first correlation coefficient set according to the second reference number sequence and the second comparison number sequence; generating a first association degree set according to the first association coefficient set; and traversing the first serialized adjustment result according to the first association degree set to generate first starting speed information. And traversing adjustment optimization is carried out on the first serialized adjustment result based on the historical parameter data, so that first starting speed information is obtained, and the adaptability of the first starting speed information data is ensured.
3. The starting speed historical data is used, starting parameter historical data is traversed, and a first correlation function set is generated; adjusting the first correlation function set according to the first correlation degree set to generate a second correlation function set; and traversing the first serialized adjustment result, inputting the first starting parameter into the second association function set, and generating first starting speed information. And the data are adjusted by combining the correlation analysis between the data and the corresponding function relationship between the data, so that the effectiveness of the starting speed information is ensured.
4. The growth direction of the first particle set is set according to the second correlation function set; setting a second particle set growth direction according to the fourth correlation function set, wherein the first particle set growth direction and the second particle set growth direction are the same, and the unit lengths are the same; generating a first cutting direction, wherein the first cutting direction and the particle set growth direction are perpendicular to each other; generating a first parameter-optimized subspace based on the first particle set growth direction and the first cutting direction; a second parameter optimization subspace is generated based on the second particle set growth direction and the first cutting direction. The method provides a basis for obtaining the differential starting parameter set and provides support for realizing the self-defined starting speed threshold and the response time threshold of the flash firmware starting.
Example two
Based on the same inventive concept as the flash firmware boot method in the foregoing embodiment, as shown in fig. 5, the present application provides a flash firmware boot system, where the system is applied to a first flash device, the device includes a first flash firmware, and the system includes:
a first generating unit 11, where the first generating unit 11 is configured to, when a first connection signal is detected, perform boot process extraction on the first flash firmware, and generate first boot process information, where the first boot process information includes multi-level boot node information;
a second generating unit 12, where the second generating unit 12 is configured to traverse the multi-level start node information to extract start parameters, and generate a first start parameter set;
a third generating unit 13, where the third generating unit 13 is configured to perform serialization adjustment on the first startup parameter based on the startup timing information, and generate a first serialization adjustment result;
a fourth generating unit 14, where the fourth generating unit 14 is configured to traverse the first serialized adjustment result to perform start performance analysis, and generate first start speed information and first response time information;
a fifth generating unit 15, where the fifth generating unit 15 is configured to generate a first optimization instruction when the first start speed information does not satisfy a first preset requirement, and/or the first response time information does not satisfy a second preset requirement;
a sixth generating unit 16, where the sixth generating unit 16 is configured to perform optimization analysis on the first start parameter based on the start timing information according to the first optimization instruction, and generate a first optimization result;
a first execution unit 17, where the first execution unit 17 is configured to perform flash firmware boot control according to the first optimization result.
Further, the system comprises:
a first setting unit configured to set a first performance evaluation index, wherein the first performance evaluation index includes start-up speed information and response time information;
a first obtaining unit, configured to traverse the first serialized adjustment result to perform association analysis according to the start speed information, so as to obtain the first start speed information;
and the second obtaining unit is used for traversing the first serialized adjustment result to perform association analysis according to the response time information to obtain the first response time information.
Further, the system comprises:
the first acquisition unit is used for acquiring first correlation analysis data according to the first flash memory firmware, wherein the first correlation analysis data comprises starting speed historical data and starting parameter historical data;
a second setting unit, configured to set the starting speed history data as a first reference sequence;
a third setting unit, configured to set the starting parameter historical data as a first comparison sequence;
a seventh generating unit, configured to perform dimensional processing on the first reference number sequence and the first comparison number sequence, and generate a second reference number sequence and a second comparison number sequence;
an eighth generating unit, configured to generate a first correlation coefficient set according to the second reference number sequence and the second comparison number sequence;
a ninth generating unit, configured to generate a first relevance set according to the first relevance coefficient set;
a tenth generating unit, configured to traverse the first serialized adjustment result according to the first association set, and generate the first start speed information.
Further, the system comprises:
an eleventh generating unit, configured to traverse the starting parameter historical data based on the starting speed historical data, and generate a first set of correlation functions;
a twelfth generating unit, configured to adjust the first correlation function set according to the first correlation degree set, and generate a second correlation function set;
a thirteenth generating unit, configured to traverse the first serialization adjustment result, input the first startup parameter into the second association function set, and generate the first startup speed information.
Further, the system comprises:
a third obtaining unit, configured to obtain a third set of correlation functions, where the third set of correlation functions represents a functional relationship between a starting parameter and a response time;
a fourth obtaining unit, configured to obtain a second relevance set, where the second relevance set represents a relevance coefficient between a starting parameter and a response time;
a fourteenth generating unit, configured to adjust the third set of correlation functions according to the second set of degrees of correlation, and generate a fourth set of correlation functions;
a fifteenth generating unit, configured to generate a first parameter optimization space according to the second set of correlation functions and the fourth set of correlation functions, where a dimension of the first parameter optimization space is the same as a dimension of the first startup parameter;
a second execution unit to match a first start speed threshold and a first response time threshold based on the start timing;
a sixteenth generating unit, configured to input the first start speed threshold and the first response time threshold into the first parameter optimization space, and generate the first optimization result.
Further, the system comprises:
a seventeenth generating unit, configured to input the starting parameter historical data into the second correlation function set, and generate a first spatial particle set;
an eighteenth generating unit, configured to input the starting parameter history data into the fourth set of correlation functions, and generate a second spatial particle set;
a first construction unit for constructing a first parameter-optimized subspace based on the first set of spatial particles;
a second construction unit for constructing a second parameter optimization subspace based on the second spatial particle set;
a nineteenth generating unit, configured to combine the first parameter optimization subspace and the second parameter optimization subspace, and generate the first parameter optimization space.
Further, the system comprises:
a fourth setting unit, configured to set a growth direction of the first particle set according to the second correlation function set;
a fifth setting unit, configured to set a second particle set growth direction according to the fourth set of correlation functions, where the first particle set growth direction and the second particle set growth direction are the same and have the same unit length;
a twentieth generation unit for generating a first cutting direction, wherein the first cutting direction and the particle set growth direction are perpendicular to each other;
a twenty-first generating unit for generating the first parameter-optimized subspace based on the first particle set growth direction and the first cutting direction;
a twenty-second generation unit for generating the second parameter-optimized subspace based on the second particle set growth direction and the first cutting direction.
Exemplary electronic device
The electronic device of the present application is described below with reference to figure 6,
based on the same inventive concept as the flash firmware boot method in the foregoing embodiment, the present application further provides a flash firmware boot system, including: a processor coupled to a memory, the memory for storing a program that, when executed by the processor, causes a system to perform the method of any of the first aspects.
The electronic device 300 includes: processor 302, communication interface 303, memory 301. Optionally, the electronic device 300 may also include a bus architecture 304. Wherein, the communication interface 303, the processor 302 and the memory 301 may be connected to each other through a bus architecture 304; the bus architecture 304 may be a Peripheral Component Interconnect (PCI) bus, an Extended Industry Standard Architecture (EISA) bus, or the like. The bus architecture 304 may be divided into an address bus, a data bus, a control bus, and the like. For ease of illustration, only one thick line is shown in FIG. 6, but this is not intended to represent only one bus or type of bus.
Processor 302 may be a CPU, microprocessor, ASIC, or one or more integrated circuits for controlling the execution of programs in accordance with the teachings of the present application.
The communication interface 303 may be any device, such as a transceiver, for communicating with other devices or communication networks, such as an ethernet, a Radio Access Network (RAN), a Wireless Local Area Network (WLAN), a wired access network, and the like.
The memory 301 may be, but is not limited to, a ROM or other type of static storage device that can store static information and instructions, a RAM or other type of dynamic storage device that can store information and instructions, an electrically erasable Programmable read-only memory (EEPROM), a compact-read-only-memory (CD-ROM) or other optical disk storage, optical disk storage (including compact disk, laser disk, optical disk, digital versatile disk, blu-ray disk, etc.), a magnetic disk storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. The memory may be self-contained and coupled to the processor through a bus architecture 304. The memory may also be integrated with the processor.
The memory 301 is used for storing computer-executable instructions for executing the present application, and is controlled by the processor 302 to execute. The processor 302 is configured to execute the computer-executable instructions stored in the memory 301, so as to implement the flash firmware boot method provided by the above-mentioned embodiment of the present application.
Alternatively, the computer executable instructions may also be referred to as application code, and the application is not limited thereto.
The application provides a flash memory firmware starting method, wherein the method is applied to first flash memory equipment, the equipment comprises first flash memory firmware, and the method comprises the following steps: when a first connection signal is detected, performing starting process extraction on the first flash memory firmware to generate first starting process information, wherein the first starting process information comprises multi-level starting node information; traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set; carrying out serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result; traversing the first serialized adjustment result to perform starting performance analysis, and generating first starting speed information and first response time information; when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction; according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result; and performing flash firmware starting control according to the first optimization result.
Those of ordinary skill in the art will understand that: the first, second, etc. reference numerals in this application are only for convenience of description and distinction, and are not used to limit the scope of this application, nor to indicate the sequence. "and/or" describes the association relationship of the associated objects, meaning that there may be three relationships, e.g., a and/or B, which may mean: a exists alone, A and B exist simultaneously, and B exists alone. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one" means one or more. At least two means two or more. "at least one," "any," or similar expressions refer to any combination of these items, including any combination of item(s) or item(s). For example, at least one (one ) of a, b, or c, may represent: a, b, c, a-b, a-c, b-c, or a-b-c, wherein a, b, c may be single or multiple.
In the above embodiments, all or part of the implementation may be realized by software, hardware, firmware, or any combination thereof. When implemented in software, it may be implemented in whole or in part in the form of a computer program product. The computer program product includes one or more computer instructions. When the computer program instructions are loaded and executed on a computer, the processes or functions described in the present application are generated in whole or in part. The computer may be a general purpose computer, a special purpose computer, a network of computers, or other programmable device. The computer instructions may be stored in a computer readable storage medium or transmitted from one computer readable storage medium to another, for example, from one website site, computer, server, or data center to another website site, computer, server, or data center via wired (e.g., coaxial cable, fiber optic, digital Subscriber Line (DSL)) or wireless (e.g., infrared, wireless, microwave, etc.). The computer-readable storage medium can be any available medium that can be accessed by a computer or a data storage device including one or more available media integrated servers, data centers, and the like. The usable medium may be a magnetic medium (e.g., floppy disk, hard disk, magnetic tape), an optical medium (e.g., DVD), or a semiconductor medium (e.g., solid State Disk (SSD)), among others.
The various illustrative logical units and circuits described in this application may be implemented or operated through the design of a general purpose processor, a digital signal processor, an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination thereof. A general-purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a digital signal processor and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a digital signal processor core, or any other similar configuration.
The steps of a method or algorithm described in this application may be embodied directly in hardware, in a software element executed by a processor, or in a combination of the two. The software cells may be stored in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. For example, a storage medium may be coupled to the processor such the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC, which may be disposed in a terminal. In the alternative, the processor and the storage medium may reside in different components within the terminal. These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks. While preferred embodiments of the present invention have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. Therefore, it is intended that the appended claims be interpreted as including the preferred embodiment and all changes and modifications that fall within the scope of the invention.
Although the present application has been described in conjunction with specific features and embodiments thereof, it will be evident that various modifications and combinations may be made thereto without departing from the spirit and scope of the application. Accordingly, the specification and figures are merely exemplary of the present application as defined in the appended claims and are intended to cover any and all modifications, variations, combinations, or equivalents within the scope of the present application. It will be apparent to those skilled in the art that various changes and modifications may be made in the present application without departing from the scope of the application. Thus, if such modifications and variations of the present application fall within the scope of the claims of the present application and their equivalents, the present application is intended to include such modifications and variations.

Claims (10)

1. A flash firmware boot method is applied to a first flash device, the device comprises first flash firmware, and the method comprises the following steps:
when a first connection signal is detected, performing starting process extraction on the first flash memory firmware to generate first starting process information, wherein the first starting process information comprises multi-level starting node information;
traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set;
performing serialization adjustment on the first starting parameter based on the starting time sequence information to generate a first serialization adjustment result;
traversing the first serialized adjustment result to perform starting performance analysis, and generating first starting speed information and first response time information;
when the first starting speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement, generating a first optimization instruction;
according to the first optimization instruction, optimizing and analyzing the first starting parameter based on the starting time sequence information to generate a first optimization result;
and performing flash firmware starting control according to the first optimization result.
2. The method of claim 1, wherein traversing the first serialized adjustment result for startup performance analysis to generate first startup speed information and first response time information comprises:
setting a first performance evaluation index, wherein the first performance evaluation index comprises starting speed information and response time information;
traversing the first serialized adjustment result to perform correlation analysis according to the starting speed information to obtain first starting speed information;
and traversing the first serialized adjustment result to perform correlation analysis according to the response time information to obtain the first response time information.
3. The method of claim 2, wherein traversing the first serialized adjustment result for correlation analysis according to the startup speed information to obtain the first startup speed information comprises:
acquiring first correlation analysis data according to the first flash memory firmware, wherein the first correlation analysis data comprises starting speed historical data and starting parameter historical data;
setting the starting speed historical data as a first reference sequence;
setting the starting parameter historical data as a first comparison sequence;
performing dimension processing on the first reference number sequence and the first comparison number sequence to generate a second reference number sequence and a second comparison number sequence;
generating a first correlation coefficient set according to the second reference number sequence and the second comparison number sequence;
generating a first association degree set according to the first association coefficient set;
and traversing the first serialization adjustment result according to the first association degree set to generate the first starting speed information.
4. The method of claim 3, wherein traversing the first serialized adjustment result according to the first set of degrees of association to generate the first startup speed information comprises:
traversing the starting parameter historical data based on the starting speed historical data to generate a first correlation function set;
adjusting the first correlation function set according to the first correlation degree set to generate a second correlation function set;
and traversing the first serialization adjustment result, inputting the first starting parameter into the second association function set, and generating the first starting speed information.
5. The method of claim 4, wherein the performing an optimization analysis of the first startup parameter based on the startup timing to generate a first optimization result comprises:
obtaining a third set of correlation functions, wherein the third set of correlation functions characterizes a functional relationship between a starting parameter and a response time;
obtaining a second relevance set, wherein the second relevance set characterizes relevance between the starting parameters and response time;
adjusting the third correlation function set according to the second correlation degree set to generate a fourth correlation function set;
generating a first parameter optimization space according to the second correlation function set and the fourth correlation function set, wherein the dimension of the first parameter optimization space is the same as the dimension of the first starting parameter;
matching a first activation speed threshold and a first response time threshold based on the activation timing;
and inputting the first starting speed threshold and the first response time threshold into the first parameter optimization space to generate the first optimization result.
6. The method of claim 5, wherein generating a first parametric optimization space from the second set of correlation functions and the fourth set of correlation functions comprises:
inputting the starting parameter historical data into the second correlation function set to generate a first space particle set;
inputting the starting parameter historical data into the fourth correlation function set to generate a second spatial particle set;
constructing a first parameter optimization subspace according to the first space particle set;
constructing a second parameter optimization subspace according to the second space particle set;
and combining the first parameter optimization subspace and the second parameter optimization subspace to generate the first parameter optimization space.
7. The method of claim 6, wherein the method comprises:
setting a first particle set growth direction according to the second correlation function set;
setting a second particle set growth direction according to the fourth set of correlation functions, wherein the first particle set growth direction and the second particle set growth direction are the same and the unit length is the same;
generating a first cutting direction, wherein the first cutting direction and the particle set growth direction are perpendicular to each other;
generating the first parameter-optimized subspace based on the first particle set growth direction and the first cutting direction;
generating the second parameter-optimized subspace based on the second particle set growth direction and the first cutting direction.
8. A flash firmware boot system for use with a first flash device, the device including a first flash firmware, the system comprising:
a first generating unit, configured to, when a first connection signal is detected, perform boot process extraction on the first flash firmware, and generate first boot process information, where the first boot process information includes multi-level boot node information;
the second generating unit is used for traversing the multi-level starting node information to extract starting parameters and generating a first starting parameter set;
a third generating unit, configured to perform serialization adjustment on the first startup parameter based on startup timing information, and generate a first serialization adjustment result;
a fourth generating unit, configured to perform start performance analysis by traversing the first serialized adjustment result, and generate first start speed information and first response time information;
a fifth generating unit, configured to generate a first optimization instruction when the first start speed information does not meet a first preset requirement and/or the first response time information does not meet a second preset requirement;
a sixth generating unit, configured to perform optimization analysis on the first start parameter based on the start timing information according to the first optimization instruction, and generate a first optimization result;
and the first control unit is used for carrying out flash firmware starting control according to the first optimization result.
9. An electronic device comprising a memory, a processor and a computer program stored on the memory and executable on the processor, wherein the steps of the method of any of claims 1 to 7 are implemented when the program is executed by the processor.
10. A computer program product comprising a computer program and/or instructions, characterized in that the computer program and/or instructions, when executed by a processor, implement the steps of the method of any one of claims 1 to 7.
CN202211525410.9A 2022-12-01 2022-12-01 Flash firmware starting method and system Active CN115543490B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211525410.9A CN115543490B (en) 2022-12-01 2022-12-01 Flash firmware starting method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211525410.9A CN115543490B (en) 2022-12-01 2022-12-01 Flash firmware starting method and system

Publications (2)

Publication Number Publication Date
CN115543490A true CN115543490A (en) 2022-12-30
CN115543490B CN115543490B (en) 2023-05-05

Family

ID=84722074

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211525410.9A Active CN115543490B (en) 2022-12-01 2022-12-01 Flash firmware starting method and system

Country Status (1)

Country Link
CN (1) CN115543490B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105051684A (en) * 2013-03-14 2015-11-11 桑迪士克科技股份有限公司 System and method for predicting and improving boot-up sequence
CN110262847A (en) * 2019-05-14 2019-09-20 百度(中国)有限公司 Application program launching accelerated method, device and machine readable storage medium
CN113010291A (en) * 2021-03-19 2021-06-22 中国建设银行股份有限公司 Application start management method and device, terminal and equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105051684A (en) * 2013-03-14 2015-11-11 桑迪士克科技股份有限公司 System and method for predicting and improving boot-up sequence
CN110262847A (en) * 2019-05-14 2019-09-20 百度(中国)有限公司 Application program launching accelerated method, device and machine readable storage medium
CN113010291A (en) * 2021-03-19 2021-06-22 中国建设银行股份有限公司 Application start management method and device, terminal and equipment

Also Published As

Publication number Publication date
CN115543490B (en) 2023-05-05

Similar Documents

Publication Publication Date Title
US8380643B2 (en) Searching multi-dimensional data using a parallelization framework comprising data partitioning and short-cutting via early out
Li et al. FINEdex: a fine-grained learned index scheme for scalable and concurrent memory systems
US8015190B1 (en) Similarity-based searching
US20150186464A1 (en) Online Hash Based Optimizer Statistics Gathering in a Database
JP2005011042A (en) Data search method, device and program and computer readable recoring medium
Helman et al. Prefix computations on symmetric multiprocessors
TWI775210B (en) Data dividing method and processor for convolution operation
US20230161811A1 (en) Image search system, method, and apparatus
US20240211698A1 (en) Embedding inference
JP4208079B2 (en) Database server, program, recording medium, and control method
Lukač et al. Fast approximate k-nearest neighbours search using GPGPU
CN115543490A (en) Flash memory firmware starting method and system
US7360043B1 (en) Method and apparatus for efficiently determining rank in an LRU list
CN115935208B (en) Online segmentation method, equipment and medium for multi-element time series operation data of data center equipment
US8805891B2 (en) B-tree ordinal approximation
CN115237355B (en) Directional exchange method and system based on flash memory data identification
CN110945499B (en) Method and system for real-time three-dimensional space search and point cloud registration by applying dimension shuffling transformation
CN114218210A (en) Data processing method and device and electronic equipment
WO2020256960A1 (en) Rule induction to find and describe patterns in data
CN117909199B (en) Performance measurement method, device, equipment, load balancing method, system and medium
KR101543855B1 (en) Method and system for approximate counting for duplication number of element
CN114081396B (en) Map data reporting method and device of sweeper, storage medium and electronic equipment
CN113780336B (en) Lightweight cache dividing method and device based on machine learning
CN115129259A (en) Recommendation method, device and medium for virtual cache disk creation
CN114443476A (en) Code review method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant