CN115482794B - Display driving circuit, display driving method and display panel - Google Patents

Display driving circuit, display driving method and display panel Download PDF

Info

Publication number
CN115482794B
CN115482794B CN202211399771.3A CN202211399771A CN115482794B CN 115482794 B CN115482794 B CN 115482794B CN 202211399771 A CN202211399771 A CN 202211399771A CN 115482794 B CN115482794 B CN 115482794B
Authority
CN
China
Prior art keywords
pull
circuit
module
driving circuit
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202211399771.3A
Other languages
Chinese (zh)
Other versions
CN115482794A (en
Inventor
卢昭阳
郑浩旋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN202211399771.3A priority Critical patent/CN115482794B/en
Publication of CN115482794A publication Critical patent/CN115482794A/en
Application granted granted Critical
Publication of CN115482794B publication Critical patent/CN115482794B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3696Generation of voltages supplied to electrode drivers
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3607Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals for displaying colours or for displaying grey scales with a specific pixel layout, e.g. using sub-pixels

Abstract

The utility model relates to a display drive circuit, a display drive method and a display panel, this display drive circuit is through setting up corresponding pull-down module for every drive circuit, and through two at least pull-down module sharing a pull-down maintenance module, carry out the electric potential pull-down to grid circuit and drive circuit, avoid when resetting grid circuit and drive circuit, set up a pull-down maintenance module for every pull-down module alone, lead to the problem of many circuits in the display drive circuit, through the multiplexing to the maintenance module in the display drive circuit, the circuit that needs in the display drive circuit has been reduced, and then the volume of the display drive circuit of having reduced the multiple cascade, in addition, a plurality of precharge module inserts a precharge circuit, realized the multiplexing to precharge circuit, avoid setting up a precharge circuit for every precharge module, further reduced the circuit that needs in the display drive circuit, and then reduced the volume of the multiple cascade display drive circuit.

Description

Display driving circuit, display driving method and display panel
Technical Field
The present disclosure relates to the field of display panels, and particularly to a display driving circuit, a display driving method, and a display panel.
Background
The liquid crystal display (Liquid Crystal Display, LCD) has many advantages of thin body, power saving, no radiation, etc., and thus the LCD has been widely used. Such as: liquid crystal televisions, mobile phones, personal Digital Assistants (PDAs), digital cameras, computer screens, notebook computer screens, and the like are dominant in the field of flat panel displays.
The GDL technology can reduce the welding process of external IC, has the opportunity to promote productivity and reduce the product cost, and can make the liquid crystal display panel more suitable for making the display product of narrow frame or no frame, can adopt GDL technology to make the grid Driver on the array substrate of the thin film transistor, save the cost of space and driving IC.
The existing display panel mainly comprises an AA (Active area) and GDL display driving circuit; the GDL display driving circuit is composed of 8T2C to realize 1-level Gout output, but with the development of a display panel, high frequency and ultra-narrow frames (0.9 mm-1.5 mm) become the trend of future development, but the existing GDL display driving circuit is applied to a high frequency ultra-narrow display, the Width of a transistor of the GDL display driving circuit needs to be designed very large (for example, 50 inches 144HZ and 15000um-16000 um) in design, namely, in the related art, the number of the transistors is large, and the ultra-narrow frames are very difficult to design due to the large number.
Disclosure of Invention
The application provides a display driving circuit, a display driving method and a display panel, which are used for solving the problem that in the related art, the display driving circuit has a large size due to the fact that the number of transistors in the display driving circuit is large.
In a first aspect, the present application provides a display driving circuit, the display driving circuit comprising: the input end of each precharge module is connected with the same precharge circuit, each precharge module corresponds to a driving circuit respectively, and each precharge module is configured to charge the corresponding driving circuit according to the precharge voltage of the precharge circuit; the input end of each pull-up module is respectively connected with a corresponding pull-up circuit, and each pull-up module is configured to pull up the voltage of the driving circuit according to the voltage of the pull-up circuit and transmit the voltage of the pull-up circuit to a corresponding grid circuit; a pull-down maintenance module configured to transmit a pull-down voltage; and at least two pull-down modules, each pull-down module corresponding to one of the driving circuit and the gate circuit, the pull-down modules being configured to pull down the potentials of the driving circuit and the gate circuit according to the pull-down voltage.
In some examples, the display driving circuit further includes: and the input end of each control output module is respectively connected with the corresponding pull-up circuit, and each control output module is configured to output a control signal according to the voltage of the corresponding pull-up circuit.
In some examples, each of the pull-down modules includes: the device comprises a grid circuit pull-down module, a control output pull-down module and a driving circuit pull-down module; the gate circuit pull-down module is configured to pull down a potential of the corresponding gate circuit according to the pull-down voltage; the control output pull-down module is configured to pull down the potential of the corresponding control output module according to the pull-down voltage; the driving circuit pull-down module is configured to pull down a potential of the corresponding driving circuit according to the pull-down voltage.
In some examples, each of the precharge modules includes a first thin film transistor, a control terminal of the first thin film transistor is connected to a target control signal, an input terminal of the first thin film transistor is connected to the precharge circuit, an output terminal of the first thin film transistor is connected to the corresponding driving circuit, and the first thin film transistor is used for charging the corresponding driving circuit according to a voltage transmitted by the precharge circuit when the first thin film transistor is turned on by the target control signal.
In some examples, each of the pull-up modules includes: the control end of the second thin film transistor is connected with the driving circuit, the input end of the second thin film transistor is connected with the corresponding pull-up circuit, the output end of the second thin film transistor is connected with the first end of the first capacitor and the grid circuit, and the second end of the first capacitor is connected with the corresponding driving circuit; the second thin film transistor is used for transmitting the voltage of the corresponding pull-up circuit to the corresponding grid circuit when the corresponding driving circuit is turned on; the second thin film transistor is further used for transmitting the voltage of the corresponding pull-up circuit to the first capacitor when the corresponding driving circuit is conducted, and charging the first capacitor so as to pull up the potential of the corresponding driving circuit through the first capacitor.
In some examples, the pull-down maintaining module includes a fourth thin film transistor, a second capacitor, and a reset circuit, one end of the second capacitor is connected to an output end of the fourth thin film transistor, and the other end of the second capacitor is connected to a control pull-up circuit; the control end of the fourth thin film transistor is connected to any one of the driving circuits, the input end of the fourth thin film transistor is connected to a reset circuit, the reset circuit is used for transmitting the pull-down voltage, the fourth thin film transistor is used for transmitting the pull-down voltage of the reset circuit to the second capacitor when being conducted by the driving circuit, and the control pull-up circuit is configured to pull up the voltage of the second capacitor; the second capacitor is configured to turn on a pull-down module at a voltage transmitted according to the control pull-up circuit, so that the pull-down module pulls down potentials of the driving circuit and the gate circuit according to the pull-down voltage transmitted by the reset circuit.
In a second aspect, the present application provides a display driving method applied to the display driving circuit as claimed in any one of the above, the method comprising: in the first stage, a precharge module contained in a display driving circuit is conducted, and the driving circuit is charged through the precharge module; in the second stage, controlling the driving circuit to drive the pull-up module, so that the pull-up module transmits the voltage of the pull-up circuit to the gate circuit and pulls up the potential of the driving circuit through the voltage of the pull-up circuit; in the third stage, all the pull-down modules are controlled to multiplex the pull-down maintenance modules, and the potentials of the driving circuit and the grid circuit are pulled down.
In some examples, the driving circuit is controlled to drive the pull-up module such that when the pull-up module transmits a voltage of the pull-up circuit to the gate circuit, the display method further includes: and controlling the driving circuit to drive the control output module, so that the control output module outputs a control signal according to the voltage of the corresponding pull-up circuit.
In a third aspect, there is provided a display panel comprising a display driving circuit as claimed in any one of the preceding claims and a sub-pixel driven to emit light by the display driving circuit.
In some examples, the subpixels include: red, green, and blue sub-pixels; or, the subpixels include a red subpixel, a green subpixel, a blue subpixel, and a yellow subpixel; or, the subpixels include a red subpixel, a green subpixel, a blue subpixel, and a white subpixel.
Compared with the prior art, the technical scheme provided by the embodiment of the application has the following advantages:
the display driving circuit provided in the embodiment of the application includes: the input end of each precharge module is connected with the same precharge circuit, each precharge module corresponds to a driving circuit respectively, and each precharge module is configured to charge the corresponding driving circuit according to the precharge voltage of the precharge circuit; the input end of each pull-up module is respectively connected with a corresponding pull-up circuit, and each pull-up module is configured to pull up the voltage of the driving circuit according to the voltage of the pull-up circuit and transmit the voltage of the pull-up circuit to a corresponding grid circuit; a pull-down maintenance module configured to transmit a pull-down voltage; and at least two pull-down modules, each pull-down module corresponding to one of the driving circuit and the gate circuit, the pull-down modules being configured to pull down the potentials of the driving circuit and the gate circuit according to the pull-down voltage. The method comprises the steps of setting a corresponding pull-down module for each driving circuit, sharing a pull-down maintaining module by at least two pull-down modules to carry out potential pull-down on a grid circuit and the driving circuits, avoiding the problem that when the grid circuit and the driving circuits are reset, each pull-down module is independently provided with one pull-down maintaining module, so that circuits in the display driving circuits are more, multiplexing the pull-down maintaining modules in the display driving circuits, reducing circuits needed in the display driving circuits, further reducing the volume of the multi-cascade display driving circuits, and in addition, a plurality of precharge modules are connected into one precharge circuit, multiplexing the precharge circuits is realized, setting of one precharge circuit for each precharge module is avoided, the circuits needed in the display driving circuits are further reduced, and the volume of the multi-cascade display driving circuits is further reduced.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the invention and together with the description, serve to explain the principles of the invention.
In order to more clearly illustrate the embodiments of the invention or the technical solutions of the prior art, the drawings which are used in the description of the embodiments or the prior art will be briefly described, and it will be obvious to a person skilled in the art that other drawings can be obtained from these drawings without inventive effort.
Fig. 1 is a schematic diagram of a basic structure of a display driving circuit according to a first embodiment of the present disclosure;
FIG. 2 is a basic schematic diagram of a display driving circuit according to a first embodiment of the present disclosure;
FIG. 3 is a schematic diagram of the switching on and off of each TFT in the three-level output display driving circuit in stage 1 according to the second embodiment of the present disclosure;
FIG. 4 is a basic timing chart of controlling the timing of signals of each TFT in stage 1 according to the second embodiment of the present disclosure;
FIG. 5 is a schematic diagram of the switching on and off of each TFT in the three-level output display driving circuit in stage 2 according to the second embodiment of the present disclosure;
FIG. 6 is a basic timing chart of controlling the timing of signals of each TFT in stage 2 according to the second embodiment of the present disclosure;
fig. 7 is a basic schematic diagram of turning on and off of each tft in the three-level output display driving circuit in stage 3 according to the second embodiment of the present application;
FIG. 8 is a basic timing chart of controlling the timing of signals of each TFT in stage 3 according to the second embodiment of the present disclosure;
fig. 9 is a basic schematic diagram of turning on and off each tft in the three-level output display driving circuit in stage 4 according to the second embodiment of the present application;
FIG. 10 is a basic timing chart of controlling the timing of signals of each TFT in stage 4 according to the second embodiment of the present disclosure;
FIG. 11 is a schematic diagram showing the switching on and off of each TFT in the three-level output display driving circuit in stage 5 according to the second embodiment of the present disclosure;
FIG. 12 is a basic timing chart of controlling the timing of signals of each TFT in stage 5 according to the second embodiment of the present disclosure;
FIG. 13 is a basic timing diagram of an output signal of an alternative display driving circuit according to a second embodiment of the present disclosure;
FIG. 14 is a basic schematic diagram of an alternative display driving method according to the third embodiment of the present application;
fig. 15 is a basic schematic diagram of a display panel according to a fourth embodiment of the present application;
fig. 16 is a schematic structural diagram of a display device according to a fifth embodiment of the present application;
reference numerals illustrate:
1. a precharge module; 2. a precharge circuit; 3. a driving circuit; 4. a pull-up module; 5. a pull-up circuit; 6. a pull-down maintenance module; 7. a pull-down module; gout, gate circuit; t1, a first thin film transistor; t2, a second thin film transistor; t3, a third thin film transistor; t4, a fourth thin film transistor; t5, fifth thin film transistor; and T6, a sixth thin film transistor.
Detailed Description
For the purposes of making the objects, technical solutions and advantages of the embodiments of the present application more clear, the technical solutions of the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be made by one of ordinary skill in the art without undue burden from the present disclosure, are within the scope of the present application based on the embodiments herein.
Example 1
In order to solve the problem of large size of the display driving circuit caused by a large number of transistors in the display driving circuit in the related art, please refer to fig. 1, fig. 1 is a schematic diagram of a display driving circuit according to an embodiment of the present application, the display driving circuit includes: at least three precharge modules 1, wherein an input end of each precharge module 1 is connected with the same precharge circuit 2, each precharge module 1 corresponds to a driving circuit 3, and each precharge module 1 is configured to charge the corresponding driving circuit 3 according to a precharge voltage of the precharge circuit 2; at least three pull-up modules 4, wherein the input end of each pull-up module 4 is respectively connected with a corresponding pull-up circuit 5, and each pull-up module 4 is configured to pull up the voltage of the driving circuit 3 according to the voltage of the pull-up circuit 5 and transmit the voltage of the pull-up circuit 5 to a corresponding grid circuit Gout; a pull-down maintenance module 6, the pull-down maintenance module 6 being configured to transmit a pull-down voltage; at least three pull-down modules 7, each pull-down module 7 corresponding to one of the driving circuit 3 and the gate circuit Gout, respectively, the pull-down modules 7 being configured to pull down the potentials of the driving circuit 3 and the gate circuit Gout according to the pull-down voltage.
Specifically, as shown in fig. 1, the display driving circuit 3 includes at least two pre-charging modules 1, each pre-charging module 1 has a corresponding driving circuit 3, each driving circuit 3 has a corresponding pull-up module 4, each pull-up module 4 has a corresponding pull-up circuit 5, each pull-up module 4 has a corresponding gate circuit Gout, and each driving circuit 3 and each gate circuit Gout have a corresponding pull-down module 7. When the pull-up module 4 is turned on by the driving circuit 3, the voltage of the corresponding pull-up circuit 5 is transmitted to the gate circuit Gout, and the pull-up module 4 pulls up the potential of the driving circuit 3 according to the voltage transmitted by the pull-up circuit 5, and the operation of each module will be described in detail later, which is not repeated here.
The corresponding pull-down module 7 is set for each driving circuit 3, and the gate circuit Gout and the driving circuits 3 are pulled down by sharing one pull-down maintaining module 6 by at least two pull-down modules 7, so that the problem that circuits in the display driving circuits 3 are more caused by independently setting one pull-down maintaining module 6 for each pull-down module 7 when the gate circuit Gout and the driving circuits 3 are reset is avoided, the circuits needed in the display driving circuits 3 are reduced through multiplexing the pull-down maintaining modules in the display driving circuits 3, the size of the multi-cascade display driving circuits 3 is further reduced, and in addition, the precharge circuits 2 are connected into the precharge modules 1, so that the multiplexing of the precharge circuits 2 is realized, the arrangement of one precharge circuit 2 for each precharge module 1 is avoided, the circuits needed in the display driving circuits 3 are further reduced, and the size of the multi-cascade display driving circuits 3 is further reduced.
Wherein, as shown in fig. 2, in some examples, the display driving circuit 3 further comprises: and the input end of each control output module is respectively connected with the corresponding pull-up circuit 5, and each control output module is configured to output a control signal according to the voltage of the corresponding pull-up circuit 5. Wherein the control signal is used for controlling the precharge module 1 of the next display driving circuit 3;
as shown in fig. 2, each control output module includes a T2N thin film transistor, a control end of the T2N thin film transistor is connected to the driving circuit 3, an input end of the T2N thin film transistor is connected to the pull-up circuit 5, after the driving circuit 3 is charged, the driving circuit 3 turns on the T2N thin film transistor, at this time, when the pull-up circuit 5 outputs the VGH voltage, the T2N thin film transistor outputs the VGH as a control signal to the precharge module 1 of the display driving circuit 3, so as to control the precharge module 1 of the display driving circuit 3, and when the pull-up circuit 5 outputs the VGL voltage, the T2N thin film transistor outputs the VGL as a control signal to the precharge module 1 of the display driving circuit 3, so as to control the precharge module 1 of the display driving circuit 3.
In some examples, each of the precharge modules 1 includes a first thin film transistor T1, a control terminal of the first thin film transistor T1 is connected to a target control signal, an input terminal of the first thin film transistor T1 is connected to the precharge circuit 2, an output terminal of the first thin film transistor T1 is connected to the corresponding driving circuit 3, and the first thin film transistor T1 is configured to charge the corresponding precharge circuit 2 according to a voltage transmitted by the precharge circuit 2 when being turned on by the target control signal. As shown in fig. 2, a control terminal of the first thin film transistor T1 is connected to a target control signal, and is configured to transmit, when turned on by the target control signal, a voltage transmitted by the precharge circuit 2 to a corresponding driving circuit 3, so as to charge the corresponding driving circuit 3;
in the above example, specifically, for example, when the voltage transmitted by the precharge circuit 2 is VGH, the first thin film transistor T1 of each precharge module 1 is turned on by the target control signal, and at this time, each precharge circuit 2 is turned on with the driving circuit 3, so that the potential of each driving circuit 3 is VGH.
In some examples, each of the pull-up modules 4 includes: the control end of the second thin film transistor T2 is connected to the driving circuit 3, the input end of the second thin film transistor T2 is connected to the corresponding pull-up circuit 5, the output end of the second thin film transistor T2 is connected to the first end of the first capacitor and the gate circuit Gout, and the second end of the first capacitor is connected to the corresponding driving circuit 3; the second thin film transistor T2 is configured to transmit the voltage of the corresponding pull-up circuit 5 to the corresponding gate circuit Gout when the corresponding driving circuit 3 is turned on; the second thin film transistor T2 is further configured to transmit the voltage of the corresponding pull-up circuit 5 to the first capacitor when the corresponding driving circuit 3 is turned on, and charge the first capacitor to pull up the potential of the corresponding driving circuit 3 through the first capacitor. That is, the potential of the driving circuit 3 is changed by pulling up the potential of the pull-up circuit 5, wherein, as shown in fig. 2, the control end of the second thin film transistor T2 is connected to the driving circuit 3, when the driving circuit 3 is charged, the second thin film transistor T2 is turned on by the driving circuit 3, at this time, the voltage of the pull-up circuit 5 is respectively transferred to the gate circuit Gout and the first capacitor through the second thin film transistor T2, when one end of the first capacitor receives the voltage of the pull-up circuit 5, the voltage of the first capacitor is changed, the first end of the first capacitor is connected with the driving circuit 3, and is coupled with the driving circuit 3, so that the potential of the driving circuit 3 is changed, and when the driving circuit 3 stops charging, the driving circuit 3 is at a stage of voltage on the first capacitor;
For example, when the driving circuit 3 is charged, the voltage of the driving circuit 3 is VGH, at this time, the driving circuit 3 turns on the second thin film transistor T2, and the pull-up circuit 5 transmits VGL voltage, at this time, the second thin film transistor T2 transmits VGL to the gate circuit Gout, and at the same time, the second thin film transistor T2 transmits VGL to the first end of the first capacitor, when the driving circuit 3 stops charging, since the two ends of the first capacitor are connected to the driving circuit 3, at this time, the voltage of the second end of the first capacitor is VGH, the driving circuit 3 maintains the voltage at VGH by the first capacitor, at this time, the pull-up circuit 5 transmits VGH voltage, at this time, the second thin film transistor T2 transmits VGH voltage to the gate circuit Gout, at this time, the second thin film transistor T2 transmits VGH to the first end of the first capacitor, at this time, the variation of the first capacitor is VGH-l, and because the coupling of the first capacitor, the variation of the driving circuit 3 is VGH-VGL, and the voltage of the driving circuit 3 is vgh+vgh-vgl=vgh2; then, the pull-up circuit 5 outputs VGL again, and at this time, the second thin film transistor T2 transmits VGL to the gate circuit Gout, and at the same time, the second thin film transistor T2 transmits VGL to the first end of the first capacitor, the variation of the first capacitor is VGL-VGH, and the variation of the driving circuit 3 is VGL-VGH due to the coupling of the first capacitor, that is, the voltage of the driving circuit 3 is 2×vgh-vgl+vgl-vgh=vgh.
In some examples, each of the pull-down modules 7 includes: a gate circuit Gout pull-down module 7, a control output pull-down module 7, and a driving circuit 3 pull-down module 7; the gate circuit Gout pull-down module 7 is configured to pull down the potential received by the corresponding gate circuit Gout according to the pull-down voltage; the control output pull-down module 7 is configured to pull down the potential of the corresponding control output module according to the pull-down voltage; the driving circuit 3 pull-down module 7 is configured to pull down the potential of the corresponding driving circuit 3 according to the pull-down voltage.
In some examples, the pull-down maintaining module 6 includes a fourth thin film transistor T4, a second capacitor, and a reset circuit, wherein one end of the second capacitor is connected to the output end of the fourth thin film transistor T4, and the other end of the second capacitor is connected to the control pull-up circuit 5; the control end of the fourth thin film transistor T4 is connected to any one of the driving circuits 3, the input end of the fourth thin film transistor T4 is connected to a reset circuit, the reset circuit is used for transmitting the pull-down voltage, the fourth thin film transistor T4 is used for transmitting the pull-down voltage of the reset circuit to the second capacitor when being conducted by the driving circuit 3, and the control pull-up circuit 5 is configured to pull up the voltage of the second capacitor; the second capacitor is configured to turn on the pull-down module 7 at the voltage transmitted according to the control pull-up circuit 5, so that the pull-down module 7 pulls down the potentials of the driving circuit 3 and the gate circuit Gout according to the pull-down voltage transmitted by the reset circuit.
Specifically, as shown in fig. 2, the pull-down module 7 of the driving circuit 3 includes a third thin film transistor T3, wherein input ends of the plurality of third thin film transistors T3 are connected to the same reset circuit to realize multiplexing of the reset circuit, a control end of the third thin film transistor T3 is connected to a control signal output by a display driving circuit 3, an output end of the third thin film transistor T3 is connected to a corresponding driving circuit 3, and when the third thin film transistor T3 is turned on by the control signal output by the display driving circuit 3, the third thin film transistor T3 transmits a pull-down voltage transmitted by the reset circuit to the corresponding driving circuit 3, and a potential of the pull-down driving circuit 3; the pull-down maintaining module 6 comprises a fourth thin film transistor T4, a second capacitor and a reset circuit, wherein one end of the second capacitor is connected to the output end of the fourth thin film transistor T4, and the other end of the second capacitor is connected to the control pull-up circuit 5; the control end of the fourth thin film transistor T4 is connected to any one of the driving circuits 3, the input end of the fourth thin film transistor T4 is connected to a reset circuit, the reset circuit is used for transmitting the pull-down voltage, and the fourth thin film transistor T4 is used for transmitting the pull-down voltage of the reset circuit to the gate circuit Gout pull-down module 7 and the gate circuit Gout pull-down module 7 when being conducted by the driving circuit 3 so as to cut off the gate circuit Gout pull-down module 7 and the gate circuit Gout pull-down module 7; the fourth thin film transistor T4 is configured to stop transmitting the pull-down voltage of the reset circuit to the second capacitor when it is turned off by the driving circuit 3, and the second capacitive coupling controls the voltage of the pull-up circuit 5 to the gate circuit Gout pull-down module 7 and the gate circuit Gout pull-down module 7 to turn on the gate circuit Gout pull-down module 7 and the gate circuit Gout pull-down module 7, so that the gate circuit Gout pull-down module 7 and the gate circuit Gout pull-down module 7 pull down the potential connected to the gate circuit Gout and control the potential of the output module according to the pull-down voltage.
Specifically, the driving circuit 3 pulls down the module 7 to be composed of a third thin film transistor T3, the input end of the third thin film transistor T3 of the driving circuit 3 pulls down the module 7 is connected to the reset circuit, the output end of the third thin film transistor T3 is connected to the driving circuit 3, the control end of the third thin film transistor is connected to a control signal output by the display driving circuit 3, the control end of the fifth thin film transistor T5 of the control output pull down module 7 is composed of a fifth thin film transistor T5, the control end of the fifth thin film transistor T5 of the control output pull down module 7 is connected to the output end of the fourth thin film transistor T4, the input end of the fifth thin film transistor T5 of the control output pull down module 7 is connected to the reset circuit; the control end of the sixth thin film transistor T6 of the gate circuit Gout pull-down module 7 is connected to the output end of the T4 thin film transistor, the input end of the sixth thin film transistor of the gate circuit Gout pull-down module 7 is connected to the output end of the second thin film transistor T2 of the pull-up module 4, and the output end of the sixth thin film transistor of the gate circuit Gout pull-down module 7 is connected to the reset circuit.
The display driving circuit provided in this embodiment includes: the input end of each precharge module is connected with the same precharge circuit, each precharge module corresponds to a driving circuit respectively, and each precharge module is configured to charge the corresponding driving circuit according to the precharge voltage of the precharge circuit; the input end of each pull-up module is respectively connected with a corresponding pull-up circuit, and each pull-up module is configured to pull up the voltage of the driving circuit according to the voltage of the pull-up circuit and transmit the voltage of the pull-up circuit to a corresponding grid circuit; a pull-down maintenance module configured to transmit a pull-down voltage; and at least two pull-down modules, each pull-down module corresponding to one of the driving circuit and the gate circuit, the pull-down modules being configured to pull down the potentials of the driving circuit and the gate circuit according to the pull-down voltage. The method comprises the steps of setting a corresponding pull-down module for each driving circuit, sharing a pull-down maintaining module by at least two pull-down modules to carry out potential pull-down on a grid circuit and the driving circuits, avoiding the problem that when the grid circuit and the driving circuits are reset, each pull-down module is independently provided with one pull-down maintaining module, so that circuits in the display driving circuits are more, multiplexing the pull-down maintaining modules in the display driving circuits, reducing circuits needed in the display driving circuits, further reducing the volume of the multi-cascade display driving circuits, and in addition, a plurality of precharge modules are connected into one precharge circuit, multiplexing the precharge circuits is realized, setting of one precharge circuit for each precharge module is avoided, the circuits needed in the display driving circuits are further reduced, and the volume of the multi-cascade display driving circuits is further reduced.
Example two
For a better understanding of the present invention, the present embodiment provides a more specific example for illustration;
specifically, the present example provides a three-level output display driving circuit, wherein the three-level output display driving circuit provided by the present example includes: the three pre-charging modules, the first pre-charging module is composed of T1-1 thin film transistors, the second pre-charging module is composed of T1-2 thin film transistors, the third pre-charging module is composed of T1-3 thin film transistors, the input end of each thin film transistor is connected with VGH voltage, the control end of each thin film transistor is connected with a Carry (n-2) signal, the output end of the T1-1 thin film transistor is connected with a Q1 driving circuit, the output end of the T1-2 thin film transistor is connected with a Q2 driving circuit, and the output end of the T1-3 thin film transistor is connected with a Q3 driving circuit;
the three-stage output display driving circuit further includes: the three pull-up modules, the first pull-up module is composed of a T2 thin film transistor and a C1 capacitor, the second thin film transistor is composed of a T2 thin film transistor and a C1_1 capacitor, the third thin film transistor is composed of a T2 thin film transistor and a C1_2 capacitor, wherein the control end of the T2 thin film transistor of the first pull-up module is connected with Q3, the input end is connected with Ckn, the output end is respectively connected with one end of a grid circuit Gout (n) and one end of the C1 capacitor, and the other end of the C1 capacitor is connected with Q3; the control end of the T2 thin film transistor of the third pull-up module is connected with Q1, the input end of the T2 thin film transistor of the third pull-up module is connected with CKn+2, the output end of the T2 thin film transistor of the third pull-up module is connected with one end of a grid circuit Gout (n+2) and one end of a C1_2 capacitor, and the other end of the C1_2 capacitor is connected with Q1;
The three-stage output display driving circuit further includes: the three control output modules are formed by T2N thin film transistors, wherein the control end of the T2N thin film transistor of the first control output module is connected with Q3, the input end of the T2N thin film transistor is connected with CKn, and the output end of the T2N thin film transistor is connected with a Carry (N) circuit; the control end of the T2N thin film transistor of the third control output module is connected with Q1, the input end of the T2N thin film transistor of the third control output module is connected with CKn+2, and the output end of the T2N thin film transistor of the third control output module is connected with a Carry (n+1) circuit;
the three-stage output display driving circuit further includes: a pull-down maintenance module, the pull-down maintenance module comprising: the reset circuit is used for providing a VSS signal, the control end of the T4 thin film transistor is connected with Q1, the input end of the T4 thin film transistor is connected with VSS, and the output end of the T4 thin film transistor is connected with the second capacitor;
the three-stage output display driving circuit further includes: the three driving circuit pull-down modules are respectively composed of T3 thin film transistors, wherein the input end of the T3 thin film transistor of the first driving circuit pull-down module is connected with VSS, the output end of the T3 thin film transistor of the first driving circuit pull-down module is connected with Q3, the control end of the T3 thin film transistor of the second driving circuit pull-down module is connected with VSS, the output end of the T3 thin film transistor of the second driving circuit pull-down module is connected with Q2, the control end of the T3 thin film transistor of the third driving circuit pull-down module is connected with VSS, the output end of the T3 thin film transistor of the third driving circuit pull-down module is connected with Q1, and the control end of the T3 thin film transistor of the third driving circuit pull-down module is connected with Carry (n+4);
The three-stage output display driving circuit further includes: the control output pull-down modules are respectively composed of T5 thin film transistors, the control end of the T5 thin film transistor of the first control output pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T5 thin film transistor of the first control output pull-down module is connected with the output end of the T2N thin film transistor of the first control output module, and the output end of the T5 thin film transistor of the first control output pull-down module is connected with VSS; the control end of the T5 thin film transistor of the second control output pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T5 thin film transistor of the second control output pull-down module is connected with the output end of the T2N thin film transistor of the second control output module, and the output end of the T5 thin film transistor of the second control output pull-down module is connected with VSS; the control end of the T5 thin film transistor of the third control output pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T5 thin film transistor of the third control output pull-down module is connected with the output end of the T2N thin film transistor of the third control output module, and the output end of the T5 thin film transistor of the third control output pull-down module is connected with VSS.
The three-stage output display driving circuit further includes: the three grid circuit pull-down modules are formed by T6 thin film transistors, the control end of the T6 thin film transistor of the first grid circuit pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T6 thin film transistor of the first grid circuit pull-down module is connected with the output end of the T2 thin film transistor of the first pull-up module, and the output end of the T6 thin film transistor of the first grid circuit pull-down module is connected with VSS; the control end of the T6 thin film transistor of the second grid electrode circuit pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T6 thin film transistor of the second grid electrode circuit pull-down module is connected with the output end of the T2 thin film transistor of the second pull-up module, and the output end of the T6 thin film transistor of the second grid electrode circuit pull-down module is connected with VSS; the control end of the T6 thin film transistor of the third grid electrode circuit pull-down module is connected with the output end of the T4 thin film transistor, the input end of the T6 thin film transistor of the third grid electrode circuit pull-down module is connected with the output end of the T2 thin film transistor of the third pull-up module, and the output end of the T6 thin film transistor of the third grid electrode circuit pull-down module is connected with VSS.
Stage 1;
In the stage 1, on and off of each thin film transistor in the three-stage output display driving circuit are shown in fig. 3, and a timing sequence of a plurality of signals for controlling each thin film transistor is shown in fig. 4;
the carry (n-2) signal is high: t1_1, t1_2, t1_3 transistors are turned on, and Q1, Q2, Q3 are written with VGH voltages;
2. since Q1, Q2, Q3 are at VGH high voltage at this time, all T2N, T2 transistors are turned on, and all CK signals are at VGL low voltage at this time, gout (N), gout (n+1), gout (n+2) are all written into VGL, while transistor T4 is turned on, and point P is written into VSS low voltage, i.e., all transistors T5, T6 are turned off.
3. At this time, the Carry (n+4) signal is low, and all transistors T3 are turned off.
Stage 2;
in the stage 2, the on and off of each thin film transistor in the three-stage output display driving circuit are shown in fig. 5, and the timing sequence of a plurality of signals for controlling each thin film transistor is shown in fig. 6;
the carry (n-2) signal is low: t1_1, T1_2, T1_3 transistors are turned off, Q1, Q2, Q3 are maintained at VGH voltage by capacitors C1, C1-2;
2. since Q1, Q2, Q3 are VGH high voltage at this time, all T2N, T2 transistors are turned on, and all CK (N) signals are VGH high voltage at this time, gout (N) writes in VGH high voltage, Q3 voltage is VGH-VGL due to capacitive coupling, and Q3 voltage is vgh+vgh-vgl=2×vgh-VGL at this time;
In time A, CK (n+1), CK (n+2) is low voltage VGL, Q2, Q1 is maintained by capacitors C1-1, C1-2. Corresponding Gout (n+1), gout (n+2), are all written into VGL;
4. transistor T4 is on and point P is written to VSS low, i.e. all transistors T5, T6 are off.
5. At this time, the Carry (n+4) signal is low, and all transistors T3 are turned off.
Stage 3;
in the stage 3, the on and off of each thin film transistor in the three-stage output display driving circuit are shown in fig. 7, and the timing sequence of a plurality of signals for controlling each thin film transistor is shown in fig. 8;
the carry (n-2) signal is low: t1_1, t1_2, t1_3 transistors are turned off;
in time A, CK (n+2) is the low voltage VGL, Q1 is held at the previous stage voltage by capacitor C1-2. Gout (n+2), which is written into VGL, is set to a high voltage, and the corresponding Gout (n) outputs a high voltage.
At time b, CKn is input with low voltage VGL, gout (n) is written into VGL, the variation is VGL-VGH, and the variation of Q3 voltage is also VGL-VGH due to the coupling of capacitor C1, i.e. at this time, the voltage of Q3 is 2×vgh-vgl+vgl-vgh=vgh.
4. In stage 3, ckn+1 is the high voltage VGH, gout (n+1) outputs VGH, and Q2 voltage is VGH-VGL due to capacitive coupling, and then Q2 voltage is vgh+vgh-vgl=2×vgh-VGL.
4. Transistor T4 is on and point P is written to VSS low, i.e. all transistors T5, T6 are off.
5. At this time, the Carry (n+4) signal is low, and all transistors T3 are turned off.
Stage 4;
in the stage 4, the on and off of each thin film transistor in the three-stage output display driving circuit are shown in fig. 9, and the timing sequence of the signals for controlling each thin film transistor is shown in fig. 10;
the carry (n-2) signal is low: the t1_1, t1_2, t1_3 transistors are turned off.
At time B, CKn+1 is input with low voltage VGL, gout (n+1) is written into VGL, the variation is VGL-VGH, and the variation of Q2 voltage is VGL-VGH due to the coupling of the capacitor C1_1, namely the voltage of Q2 is: VGH-vgl+vgl-vgh=vgh.
3. In stage 4, ckn+2 is the high voltage VGH, gout (n+2) outputs VGH, and Q2 voltage is VGH-VGL due to capacitive coupling, and then Q1 voltage is vgh+vgh-vgl=2×vgh-VGL.
Stage 5;
in the stage 5, the on and off of each thin film transistor in the three-stage output display driving circuit are shown in fig. 11, and the timing sequence of the signals for controlling each thin film transistor is shown in fig. 12;
the carry (n-2) signal is low: the t1_1, t1_2, t1_3 transistors are turned off.
Carry (n+4) is high, all T3 transistors are on, and the voltages Q1, Q2, Q3 are written to VSS.
3. Since the Q1 voltage is VSS voltage, the transistor T4 is turned off.
4. Since the CKn+4 signal is written into VGH voltage, the P point is coupled by the capacitor C2, the voltage rises to high voltage, all T5, T6 transistors are turned on, gout (n), gout (n+1), gout (n+2) is written into VSS voltage. Carry (n), carry (n+1), carry (n+2), write VSS voltage;
wherein, when changing according to the above-described phase, the timing charts of Q3, Q2, Q1, gout (n), gout (n+1), gout (n+2) are as shown in fig. 13;
the display driving circuit provided by the embodiment realizes the parallel sharing of Q points, can effectively enhance the stability of GDL, and simultaneously, by sharing the pull-down maintaining module, the quantity of TFTs is reduced, the width of GDL is reduced, the design of a frame is reduced, and the aesthetic feeling of appearance is enhanced.
Example III
Based on the same conception, the present embodiment provides a display driving method, as shown in fig. 14, applied to the display driving circuit as described in any one of the above, the method including:
s101, in a first stage, a precharge module contained in a display driving circuit is conducted, and the driving circuit is charged through the precharge module;
S102, in a second stage, controlling the driving circuit to drive the pull-up module, so that the pull-up module transmits the voltage of the pull-up circuit to the grid circuit, and the potential of the driving circuit is pulled up through the voltage of the pull-up circuit;
s103, in the third stage, controlling all the pull-down modules to multiplex pull-down maintaining modules, and pulling down the potentials of the driving circuit and the grid circuit.
In some examples, the driving circuit is controlled to drive the pull-up module such that when the pull-up module transmits a voltage of the pull-up circuit to the gate circuit, the display method further includes: and controlling the driving circuit to drive the control output module, so that the control output module outputs a control signal according to the voltage of the corresponding pull-up circuit.
Example IV
Based on the same conception, the present embodiment provides a display panel including the display driving circuit 11 as described in any one of the above and the sub-pixels 12, as shown in fig. 15, the sub-pixels 12 being driven to emit light by the display driving circuit 11.
In some examples, the sub-pixels 12 include: a red subpixel 12, a green subpixel 12, and a blue subpixel 12; or alternatively, the first and second heat exchangers may be,
the subpixels 12 include a red subpixel 12, a green subpixel 12, a blue subpixel 12, and a yellow subpixel 12; or alternatively, the first and second heat exchangers may be,
The subpixels 12 include a red subpixel 12, a green subpixel 12, a blue subpixel 12, and a white subpixel 12.
Example five
As shown in fig. 16, the embodiment of the present application provides a display device including a processor 111, a communication interface 112, a memory 113, and a communication bus 114, wherein the processor 111, the communication interface 112, and the memory 113 perform communication with each other through the communication bus 114,
a memory 113 for storing a computer program;
in one embodiment of the present application, the processor 111 is configured to implement the steps of the method provided in any of the foregoing method embodiments when executing the program stored on the memory 113.
The present application also provides a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements the steps of the method provided by any of the method embodiments described above.
It should be noted that in this document, relational terms such as "first" and "second" and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The foregoing is only a specific embodiment of the invention to enable those skilled in the art to understand or practice the invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (9)

1. A display driving circuit, characterized in that the display driving circuit comprises:
the device comprises at least two pre-charging modules, wherein the input end of each pre-charging module is connected with the same pre-charging circuit, the control end of each pre-charging module is connected with the same target control signal, the at least two pre-charging modules simultaneously receive the same target control signal, each pre-charging module corresponds to a driving circuit respectively, and each pre-charging module is configured to charge the corresponding driving circuit according to the pre-charging voltage of the pre-charging circuit;
the input end of each pull-up module is respectively connected with a corresponding pull-up circuit, and each pull-up module is configured to pull up the voltage of the driving circuit according to the voltage of the pull-up circuit and transmit the voltage of the pull-up circuit to a corresponding grid circuit;
A pull-down maintenance module configured to transmit a pull-down voltage;
at least two pull-down modules, wherein a plurality of pull-down modules are connected with the same pull-down maintaining module, each pull-down module corresponds to one driving circuit and one grid circuit respectively, and the pull-down modules are configured to pull down the potentials of the driving circuits and the grid circuits according to the pull-down voltage;
the pull-down maintaining module comprises a fourth thin film transistor, a second capacitor and a reset circuit, wherein one end of the second capacitor is connected with the output end of the fourth thin film transistor, and the other end of the second capacitor is connected with the control pull-up circuit; the control end of the fourth thin film transistor is connected to any one of the driving circuits, the input end of the fourth thin film transistor is connected to a reset circuit, the reset circuit is used for transmitting the pull-down voltage, the fourth thin film transistor is used for transmitting the pull-down voltage of the reset circuit to the second capacitor when being conducted by the driving circuit, and the control pull-up circuit is configured to pull up the voltage of the second capacitor;
the second capacitor is configured to turn on a pull-down module at a voltage transmitted according to the control pull-up circuit, so that the pull-down module pulls down potentials of the driving circuit and the gate circuit according to the pull-down voltage transmitted by the reset circuit.
2. The display driver circuit according to claim 1, wherein the display driver circuit further comprises: and the input end of each control output module is respectively connected with the corresponding pull-up circuit, and each control output module is configured to output a control signal according to the voltage of the corresponding pull-up circuit.
3. The display driving circuit according to claim 2, wherein each of the pull-down modules includes: the device comprises a grid circuit pull-down module, a control output pull-down module and a driving circuit pull-down module;
the gate circuit pull-down module is configured to pull down a potential of the corresponding gate circuit according to the pull-down voltage;
the control output pull-down module is configured to pull down the potential of the corresponding control output module according to the pull-down voltage;
the driving circuit pull-down module is configured to pull down a potential of the corresponding driving circuit according to the pull-down voltage.
4. The display driving circuit according to claim 1, wherein each of the precharge modules includes a first thin film transistor, a control terminal of the first thin film transistor is connected to the target control signal, an input terminal of the first thin film transistor is connected to the precharge circuit, an output terminal of the first thin film transistor is connected to the corresponding driving circuit, and the first thin film transistor is configured to charge the corresponding driving circuit according to a voltage transmitted from the precharge circuit when being turned on by the target control signal.
5. The display driving circuit according to claim 1, wherein each of the pull-up modules comprises: the control end of the second thin film transistor is connected with the driving circuit, the input end of the second thin film transistor is connected with the corresponding pull-up circuit, the output end of the second thin film transistor is connected with the first end of the first capacitor and the grid circuit, and the second end of the first capacitor is connected with the corresponding driving circuit;
the second thin film transistor is used for transmitting the voltage of the corresponding pull-up circuit to the corresponding grid circuit when the corresponding driving circuit is turned on; the second thin film transistor is further used for transmitting the voltage of the corresponding pull-up circuit to the first capacitor when the corresponding driving circuit is conducted, and charging the first capacitor so as to pull up the potential of the corresponding driving circuit through the first capacitor.
6. A display driving method, wherein the method is applied to the display driving circuit according to any one of claims 1 to 5, the method comprising:
in the first stage, a precharge module contained in a display driving circuit is conducted, the driving circuit is charged through the precharge module, the control end of each precharge module is connected with the same target control signal, and at least two precharge modules simultaneously receive the same target control signal;
In the second stage, controlling the driving circuit to drive the pull-up module, so that the pull-up module transmits the voltage of the pull-up circuit to the gate circuit and pulls up the potential of the driving circuit through the voltage of the pull-up circuit;
in a third stage, controlling a pull-down module to multiplex the potentials of the drive circuit and the grid circuit, wherein all the pull-down modules are connected with the same pull-down maintenance module, the pull-down maintenance module comprises a fourth thin film transistor, a second capacitor and a reset circuit, one end of the second capacitor is connected with the output end of the fourth thin film transistor, and the other end of the second capacitor is connected with a control pull-up circuit; the control end of the fourth thin film transistor is connected to any one of the driving circuits, the input end of the fourth thin film transistor is connected to a reset circuit, the reset circuit is used for transmitting the pull-down voltage, the fourth thin film transistor is used for transmitting the pull-down voltage of the reset circuit to the second capacitor when being conducted by the driving circuit, and the control pull-up circuit is configured to pull up the voltage of the second capacitor;
the second capacitor is configured to turn on a pull-down module at a voltage transmitted according to the control pull-up circuit, so that the pull-down module pulls down potentials of the driving circuit and the gate circuit according to the pull-down voltage transmitted by the reset circuit.
7. The display driving method according to claim 6, wherein the driving circuit is controlled to drive the pull-up module such that when the pull-up module transmits a voltage of the pull-up circuit to the gate circuit, the display driving method further comprises: and controlling the driving circuit to drive the control output module, so that the control output module outputs a control signal according to the voltage of the corresponding pull-up circuit.
8. A display panel comprising a display driving circuit according to any one of claims 1 to 5 and a sub-pixel, the sub-pixel being driven to emit light by the display driving circuit.
9. The display panel of claim 8, wherein the sub-pixel comprises: red, green, and blue sub-pixels; or alternatively, the first and second heat exchangers may be,
the subpixels include a red subpixel, a green subpixel, a blue subpixel, and a yellow subpixel; or alternatively, the first and second heat exchangers may be,
the subpixels include a red subpixel, a green subpixel, a blue subpixel, and a white subpixel.
CN202211399771.3A 2022-11-09 2022-11-09 Display driving circuit, display driving method and display panel Active CN115482794B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211399771.3A CN115482794B (en) 2022-11-09 2022-11-09 Display driving circuit, display driving method and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211399771.3A CN115482794B (en) 2022-11-09 2022-11-09 Display driving circuit, display driving method and display panel

Publications (2)

Publication Number Publication Date
CN115482794A CN115482794A (en) 2022-12-16
CN115482794B true CN115482794B (en) 2023-07-07

Family

ID=84395165

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211399771.3A Active CN115482794B (en) 2022-11-09 2022-11-09 Display driving circuit, display driving method and display panel

Country Status (1)

Country Link
CN (1) CN115482794B (en)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105390116B (en) * 2015-12-28 2018-04-20 深圳市华星光电技术有限公司 Gate driving circuit
CN106205458A (en) * 2016-08-30 2016-12-07 深圳市华星光电技术有限公司 A kind of GOA driver element
CN107452350B (en) * 2017-08-17 2019-12-03 京东方科技集团股份有限公司 Gate drive apparatus and display panel
CN114093332B (en) * 2021-11-26 2023-09-29 合肥京东方光电科技有限公司 Shifting register unit, control method thereof, grid driving circuit and array substrate
CN114038385B (en) * 2021-11-30 2022-07-26 长沙惠科光电有限公司 Gate driver and display device
CN114170943B (en) * 2021-12-09 2023-11-21 上海中航光电子有限公司 Shift register circuit, display panel and display device
CN114898720A (en) * 2022-05-31 2022-08-12 惠科股份有限公司 Grid driving circuit, display panel and display device
CN114944139B (en) * 2022-06-29 2023-07-25 昆山龙腾光电股份有限公司 Multi-level output grid transfer circuit and display device

Also Published As

Publication number Publication date
CN115482794A (en) 2022-12-16

Similar Documents

Publication Publication Date Title
US9159280B1 (en) GOA circuit for liquid crystal displaying and display device
CN102270509B (en) Shift register circuit
US9672784B2 (en) CMOS gate driving circuit
US10957270B1 (en) GOA circuit and liquid crystal display device having the same
TWI438763B (en) Display pnael and gate driving circuit thereof
US9064474B2 (en) N-th stage driving module with common control node
CN104732939A (en) Shifting register, grid drive circuit, display device and grid drive method
CN109300445B (en) Array substrate row driving circuit and display device
CN102779494A (en) Gate driving circuit, method and liquid crystal display
CN107689221B (en) GOA circuit
WO2020019433A1 (en) Liquid crystal panel comprising goa circuit and driving method for liquid crystal panel
US10665194B1 (en) Liquid crystal display device and driving method thereof
WO2016161694A1 (en) Goa circuit based on p type thin-film transistor
WO2021203508A1 (en) Goa circuit and display panel
CN102867543A (en) Shifting register, a grid driver and a display device
US11640808B2 (en) Array substrate row drive circuit unit, drive circuit and liquid crystal display panel thereof
CN111883074A (en) Grid driving circuit, display module and display device
CN112233628B (en) GOA circuit and liquid crystal display
US10386663B2 (en) GOA circuit and liquid crystal display device
US10360866B2 (en) GOA circuit and liquid crystal display device
WO2020140321A1 (en) Goa scanning circuit and liquid crystal display device
US10297216B2 (en) Gate driving circuit and array substrate using the same
CN115482794B (en) Display driving circuit, display driving method and display panel
CN112150960A (en) Dual-output GIP circuit
WO2020073548A1 (en) Goa unit for improving device stability

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant