CN1153118C - Dynamic control method and system of computer processor - Google Patents
Dynamic control method and system of computer processor Download PDFInfo
- Publication number
- CN1153118C CN1153118C CNB99100339XA CN99100339A CN1153118C CN 1153118 C CN1153118 C CN 1153118C CN B99100339X A CNB99100339X A CN B99100339XA CN 99100339 A CN99100339 A CN 99100339A CN 1153118 C CN1153118 C CN 1153118C
- Authority
- CN
- China
- Prior art keywords
- processor
- utilization rate
- present
- frequency
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 27
- 230000008569 process Effects 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000001816 cooling Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
Images
Abstract
The present invention relates to a method for dynamically controlling a processor of a computer and a control system. The method comprises the steps that in the first step, the current use rate of the processor is calculated; in the second step, the processor is controlled to operate under time pulses with corresponding operating frequencies. The first step comprises the steps that signals to be processed of the processor are intercepted; the number of the signals to be processed is calculated within definite time; the current use rate of the processor is estimated according to the number. The control system comprises an intercepting module, a calculating module and a controlling module, wherein the calculating module is coupled with the intercepting module; the controlling module is coupled with the calculating module and controls the processor to operate under the time pulses with the corresponding operating frequencies.
Description
The present invention is relevant for a kind of control method and control system of computer processor, may consume a large amount of unnecessary electric power and the phenomenon of generation high temperature during particularly at general processor operations, the kinetic controlling equation method and the control system of a kind of computer processor that is proposed.
The central processing unit (central processing unit is to call CPU in the following text) that present computer is adopted calculates and processing power in order to improve, and it is more and more fast that arithmetic speed also just becomes.With the CPU that general PC (PC) is adopted, operating frequency is by 33MHz, 66MHz, up to more than the 200MHz, and the integrated circuit amount that is comprised is also more and more many.Yet,, relative also can cause some operational problems along with CPU development.
The present FAQs that run into of CPU, one is power consumption, another is a heat dissipation problem.As mentioned above, the integrated circuit quantity that CPU comprised is quite a lot of, and operating frequency is also quite high simultaneously, so must provide more more electric power can keep the regular event of CPU.On the other hand, CPU also can send more heat, makes that its ambient temperature is higher, therefore, how to solve the problem of high power consumption of CPU and high temperature, just becomes important problem.
Known processing mode mostly is to assign to solve at high-temperature portion, the temperature when for example finned or fan reduce the CPU operation.Another kind of processing mode is to utilize the function of electrical management (power management) to make the electric energy that CPU reduces to be wasted when operating, and also can reduce the heat that CPU gives out by this, reaches the purpose of cooling.But, the known practice can not intactly solve the problems referred to above of present CPU, for example the user selects under the situation of reduction of speed option in power management capabilities, reduce power consumption and cool effect though can reach, the efficient that the user also is very easy to find system's executive utility obviously reduces.
Fundamental purpose of the present invention is to provide a kind of kinetic controlling equation method that reduces the computer processor of power consumption.
Another object of the present invention is to provide a kind of kinetic-control system that reduces the computer processor of power consumption.
For the present invention that achieves the above object takes following measure:
The kinetic controlling equation method of a kind of computer processor of the present invention is characterized in that: comprise the following steps:
A. the present utilization rate of computation processor;
B. according to the present utilization rate that calculates, processor controls operates under the clock pulse with respective operations frequency, and utilization rate and respective operations frequency are positive correlation at present.
Described control method is characterized in that: described step a comprises:
A. the pending signal that executive routine sent of intercept process device;
B. in a given time, count pending signal number of times by processor sent;
C. according to the pending signal number of times that counts out, the present utilization rate of estimation process device.
Described control method is characterized in that, " the respective operations frequency " among the described step b but be one of in the setting operation frequency of described processor, but in the corresponding scope of each setting operation frequency corresponding to the processor utilization rate.
The kinetic-control system of a kind of computer processor of the present invention is characterized in that, comprising:
The interception module of one message of being sent in order to intercept process device executive routine;
One calculates module, is coupled to the interception module, and it calculates the present utilization rate of processor according to the message that the interception module is tackled;
One control die set is coupled to the calculating module, and it is according to the present utilization rate that calculates, and processor controls operates under the clock pulse with respective operations frequency, and this present utilization rate and described respective operations frequency are positive correlation.
Described control system is characterized in that, described program is an operating system program.
Described control system, it is characterized in that, the described program of carrying out in described processor is to send a pending signal when processor is idle, described calculating module then calculates the number of times of described pending signal in a given time, in order to calculate the corresponding present utilization rate of described processor.
In conjunction with a preferred embodiment and accompanying drawing method and system of the present invention are described in detail as follows:
The accompanying drawing simple declaration:
Fig. 1: the block scheme of the kinetic-control system embodiment of computer processor of the present invention.
Fig. 2: the process flow diagram of the kinetic controlling equation method embodiment of computer processor of the present invention.
The principle of dynamic adjustment CPU method of the present invention at first is described, according to the use experience of general computer as can be known, CPU keeps busy condition always.Is example with computer in the situation of carrying out Microsoft Windows95 operating system, and under most of operating environments, CPU in fact on average has only the utilization rate about 10%.Only carrying out the application that some needs very huge calculated amount, for example utilizing software program simulation mpeg decoder to carry out the broadcast of image, or need a large amount of analog forms that calculate on the engineering, CPU just has than higher utilization rate.In other words, the CPU in the known computer system is in idle state in the most of the time, but still can keep the frequency of operation of full shelves.And mode of the present invention is exactly the instream factor according to CPU, dynamically adjusts CPU and operates needed work time pulse.Just when present CPU usage is quite low, can dynamically, moderately turn down the work time pulse frequency of CPU operation, can thereby not cause the reduction of CPU execution speed on the one hand, also can reach the purpose of power saving and cooling on the other hand.
In following examples, mainly be to illustrate at the situation that general CPU carries out Microsoft Windows95 operating system.Yet, for the personnel that know this technology, mechanism of the present invention can moderate modification after, be applied in different computers system or the different executive routine.
As shown in Figure 1, the block scheme of the kinetic-control system embodiment of its expression computer processor of the present invention.Comprise three parts in this control system, be respectively interception module 2, statistics module 4 and control die set 6.Other part in the key diagram 1 at first, operating system (OS) 10 is Microsoft Windows 95 in the present embodiment, carries out in CPU1; In the situation of MicrosoftWindows95, when CPU1 is idle state at present, send a pending signal Idle in other application programs 12, notifying present CPU is idle state.Therefore, the pending signal Idle that is sent according to operating system 10 in the present embodiment carries out the adjustment of CPU1 work time pulse frequency.
The function of control system each several part: interception module 2 is to articulate the mode of (hook), intercept the pending signal Idle that operating system 10 is sent at every turn, in fact interception module 2 can utilize V * D (virtual Machine device) to realize, sends the purpose of message to reach above-mentioned interception operating system 10.Interception module 2 then is sent to this message statistics module 4 after picking up pending signal Idle.
The effect of statistics module 4 is number of times that (for example 1 sec) inside counting goes out the pending signal Idle that operating system 10 (or CPU1) sent within a period of time.According to this message, statistics module 4 can estimate CPU1 utilization rate in the present circumstance.In brief, more when Idle number of pending signal, represent that then the present utilization rate of CPU1 is on the low side.Less when Idle number of pending signal, represent that then the present utilization rate of CPU1 is higher.In addition, the above-mentioned time interval can be set according to different CPU type and operational circumstances.
Control die set 6 is coupled to statistics module 4, and receives the present utilization rate that it estimates.According to this present utilization rate, control die set 6 just can dynamically be adjusted the real work clock pulse frequency of CPU1 by this.Briefly, if when the present utilization rate of CPU1 is on the low side, control die set 6 can be turned down present work time pulse frequency, just because of this moment, utilization rate was not high, so also be unlikely the usefulness that has influence on its overall work even the work time pulse frequency descends.On the other hand, if when the present utilization rate of CPU1 is higher, then control die set 6 can be adjusted to higher work time pulse frequency, so that keep whole system effectiveness.In addition, the problem that control die set 6 must be handled then is how to adjust different CPU work time pulse frequencies.In general computer, the work time pulse frequency of CPU. is provided by core logic wafer set (core logic chipsets), and therefore, the work time pulse signal by control core logic wafer set just can reach the purpose of adjusting CPU work time pulse frequency.In general computer, the actual circuit that produces the work time pulse signal is in motherboard (mainframe), and is the frequency that decides the work time pulse signal according to base frequency parameters and frequency parameter.For the purpose of convenient enforcement, present embodiment utilizes above-mentioned base frequency parameters and frequency parameter to adjust the work time pulse signal frequency, but for the personnel that know this technology, the adjustment of work time pulse signal frequency also can be undertaken by other modes.
As shown in Figure 2, it is the process flow diagram of the kinetic controlling equation method embodiment of computer processor of the present invention; At first, with being loaded into (step S1) in the system about module (comprising interception module 2, statistics module 4 and control die set 6), promptly finishing initial handling procedure, then is the processing of repetitiousness execution in step S2, step S3 and step S4 then.In step S2, at first tackle the pending signal Idle that is transmitted by operating system 10 by interception module 2; Then in step S3, statistics module 4 counts out the number of times that pending signal occurs in the unit interval, and the present utilization rate of inferring CPU according to this; Then in step S4, according to the utilization rate of CPU, control die set 6 is set out the operation clock pulse frequency of CPU; Utilize the action of execution repeatedly between step S2, S3 and the S4, the operation clock pulse frequency of CPU will dynamically be adjusted along with instream factor, can during cpu idle, save most of electric power by internal segment whereby, also can reduce the heat of its generation simultaneously, reach the purpose that reduces temperature.
Below describe with regard to the corresponding relation between CPU usage in the present embodiment and the CPU operation clock pulse.As shown in table 1, the relation among its expression the present invention between present CPU usage and CPU operation clock pulse; As previously mentioned, the frequency of CPU operation clock pulse is determined by base frequency parameters (expression basic frequency) and frequency parameter (multiple of expression base frequency parameters) in general computer, thus the practical operation clock pulse frequency that can control be not continuous.Therefore in the present embodiment, be that each operating frequency that can set is corresponded in the scope of a CPU usage.
As shown in table 1.It is 5 grades that CPU usage is divided into, and corresponds respectively to different CPU operation clock pulses, and when CPU usage is higher (as 80%-100%), CPU operation clock pulse has the frequency of full shelves (100%).Relatively, if when CPU usage is low (as 10% below), then can significantly reduce the frequency (37.5%) that CPU operates clock pulse.Experimentize according to the relevance between above-mentioned CPU usage and the CPU operation clock pulse frequency, also therefore proof system bulk treatment usefulness can't descend.Therefore, utilize the disclosed mode of present embodiment, can reach the purpose of saving electric power and reducing temperature really.
Compared with prior art, the present invention has following effect:
Owing to be provided with an interception module in the control system of the present invention, calculate module and control die set, can in time utilize control method of the present invention, calculate the present utilization rate of computer processor, according to present utilization rate, processor controls operates under the clock pulse with respective frequencies, therefore by control die set, under the lower situation of processor utilization rate, can suitably reduce operating frequency, can reach reduction power consumption, and can reduce the purpose of the computer processor institute evolution of heat.
Though the present invention discloses as above with a preferred embodiment; but it is not in order to limit protection scope of the present invention; in the time can doing a little change; for example in other computer systems or operating system; also can utilize other modes to estimate utilization rate under the CPU current state, therefore this change also should belong in protection scope of the present invention.
Table 1
| CPU usage (%) | CPU operates clock pulse (%) |
| 80-100％ | 100％ |
| 60-80％ | 87.5％ |
| 40-60％ | 75％ |
| 10-40％ | 62.5％ |
| Below 10% | 37.5％ |
Claims (7)
1, a kind of kinetic controlling equation method of computer processor is characterized in that: comprise the following steps:
A. the present utilization rate of computation processor;
B. according to the present utilization rate that calculates, processor controls operates under the clock pulse with respective operations frequency, and utilization rate and respective operations frequency are positive correlation at present.
2, control method according to claim 1 is characterized in that: described step a comprises:
A. the pending signal that executive routine sent of intercept process device;
B. in a given time, count pending signal number of times by processor sent;
C. according to the pending signal number of times that counts out, the present utilization rate of estimation process device.
3, control method according to claim 1 is characterized in that, " the respective operations frequency " among the described step b but be one of in the setting operation frequency of described processor, but in the corresponding scope of each setting operation frequency corresponding to the processor utilization rate.
4, a kind of kinetic-control system of computer processor is characterized in that, comprising:
The interception module of one message of being sent in order to intercept process device executive routine;
One calculates module, is coupled to the interception module, and it calculates the present utilization rate of processor according to the message that the interception module is tackled;
One control die set is coupled to the calculating module, and it is according to the present utilization rate that calculates, and processor controls operates under the clock pulse with respective operations frequency, and this present utilization rate and described respective operations frequency are positive correlation.
5, control system according to claim 4 is characterized in that, described program is an operating system program.
6, control system according to claim 5, it is characterized in that, the described program of carrying out in described processor is to send a pending signal when processor is idle, described calculating module then calculates the number of times of described pending signal in a given time, in order to calculate the corresponding present utilization rate of described processor.
7, control system according to claim 4 is characterized in that, but among the setting operation frequency that described respective operations frequency is described processor one, but in the corresponding scope of each setting operation frequency corresponding to the processor utilization rate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB99100339XA CN1153118C (en) | 1999-02-01 | 1999-02-01 | Dynamic control method and system of computer processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB99100339XA CN1153118C (en) | 1999-02-01 | 1999-02-01 | Dynamic control method and system of computer processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1262466A CN1262466A (en) | 2000-08-09 |
| CN1153118C true CN1153118C (en) | 2004-06-09 |
Family
ID=5269947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB99100339XA Expired - Fee Related CN1153118C (en) | 1999-02-01 | 1999-02-01 | Dynamic control method and system of computer processor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1153118C (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7111178B2 (en) * | 2001-09-28 | 2006-09-19 | Intel Corporation | Method and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system |
| JP3776870B2 (en) | 2002-11-12 | 2006-05-17 | 株式会社東芝 | Information processing apparatus and power saving control method |
| CN100334527C (en) * | 2003-12-15 | 2007-08-29 | 仁宝电脑工业股份有限公司 | Method for dynamically adjusting CPU frequency |
| CN100480960C (en) * | 2004-10-14 | 2009-04-22 | 上海环达计算机科技有限公司 | Control method and system for adjusting operation frequency of microprocessor |
| US7610497B2 (en) * | 2005-02-01 | 2009-10-27 | Via Technologies, Inc. | Power management system with a bridge logic having analyzers for monitoring data quantity to modify operating clock and voltage of the processor and main memory |
| CN100395714C (en) * | 2005-05-28 | 2008-06-18 | 鸿富锦精密工业（深圳）有限公司 | Circuit for identificating front-end bus of central processor |
| CN100371859C (en) * | 2005-06-23 | 2008-02-27 | 英特维数位科技股份有限公司 | Method for regulating processor working frequency during video data playing |
| CN103686362A (en) * | 2013-12-04 | 2014-03-26 | 乐视致新电子科技（天津）有限公司 | Smart television and smart television CPU frequency conversion method and device |
| CN105808344A (en) * | 2014-12-31 | 2016-07-27 | 环旭电子股份有限公司 | Network equipment with rapid throttling trigger mechanism |
-
1999
- 1999-02-01 CN CNB99100339XA patent/CN1153118C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1262466A (en) | 2000-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Khargharia et al. | Autonomic power and performance management for computing systems | |
| US8473647B2 (en) | Methods and apparatus for decreasing power consumption and bus activity | |
| US5774704A (en) | Apparatus and method for dynamic central processing unit clock adjustment | |
| CN1234059C (en) | Adaptive polling method and system paying attention to power | |
| US8751843B2 (en) | Computer energy conservation with a scalable PSU configuration | |
| CN1153118C (en) | Dynamic control method and system of computer processor | |
| EP0785498A2 (en) | Method and system for controlling sensed dynamic operating characteristics of a CPU | |
| CN113672383A (en) | Cloud computing resource scheduling method, system, terminal and storage medium | |
| US5758133A (en) | System and method for altering bus speed based on bus utilization | |
| CN102929720B (en) | A kind of energy-conservation job scheduling system | |
| WO2007106350A1 (en) | Scaling idle detection metric for power management on computing device | |
| WO2023015788A1 (en) | Serverless computing resource allocation system for energy consumption optimization | |
| Jejurikar | Energy aware non-preemptive scheduling for hard real-time systems | |
| WO2017148253A1 (en) | Energy-saving management implementation method and apparatus, and network device | |
| Kwon et al. | An application-level energy-efficient scheduling for dynamic voltage and frequency scaling | |
| Kim et al. | Hybrid run-time power management technique for real-time embedded system with voltage scalable processor | |
| CN101943944B (en) | Idle history information-based energy-saving method for computing array | |
| CN110008515B (en) | Renewable energy data center management method and device | |
| Zhu et al. | Dvsleak: combining leakage reduction and voltage scaling in feedback edf scheduling | |
| CN112015259B (en) | Method and system for controlling peak power consumption | |
| Najibi et al. | Dynamic voltage and frequency management based on variable update intervals for frequency setting | |
| Khan et al. | A weighted sum technique for the joint optimization of performance and power consumption in data centers | |
| Kang et al. | Network packet processing mode-aware power management for data center servers | |
| CN1722059A (en) | Method for auto-power-off according to user's habit | |
| Jeyarani et al. | Power aware meta scheduler for adaptive VM provisioning in IaaS cloud |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: YINGTEWEI DIGITAL TECH CO., LTD. Free format text: FORMER OWNER: SHENJI SCIENCE AND TECHNOLOGY CO.,LTD. Effective date: 20040924 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20040924 Address after: Taiwan, China Patentee after: Yingte Digital Tech Co., Ltd. Address before: Taiwan, China Patentee before: Shenji Science & Technology Co., Ltd. |
|
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1050515 Country of ref document: HK |
|
| C56 | Change in the name or address of the patentee |
Owner name: COREL CORPORATION Free format text: FORMER NAME OR ADDRESS: YINGTEWEI DIGITAL TECH CO., LTD. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Taiwan, China Patentee after: Corel Corporation Address before: Taiwan, China Patentee before: Yingte Digital Tech Co., Ltd. |
|
| ASS | Succession or assignment of patent right |
Owner name: SHENJI SCIENCE AND TECHNOLOGY CO.,LTD. Free format text: FORMER OWNER: COREL CORPORATION Effective date: 20091127 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20091127 Address after: Taiwan, Hsinchu, China Science and Industry Park, Hsinchu County Rd two, No. 4, building 1 Patentee after: Shenji Science & Technology Co., Ltd. Address before: Taiwan, China Patentee before: Corel Corporation |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040609 Termination date: 20170201 |