CN115188334A - Pixel circuit, driving method thereof and display panel - Google Patents
Pixel circuit, driving method thereof and display panel Download PDFInfo
- Publication number
- CN115188334A CN115188334A CN202210884594.1A CN202210884594A CN115188334A CN 115188334 A CN115188334 A CN 115188334A CN 202210884594 A CN202210884594 A CN 202210884594A CN 115188334 A CN115188334 A CN 115188334A
- Authority
- CN
- China
- Prior art keywords
- transistor
- module
- signal
- potential
- current generation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a pixel circuit, a driving method thereof and a display panel. The pixel circuit includes: the device comprises a potential mirror image module, a storage module, a data writing module and a current generation module. The current generation module is used for generating a driving current according to the potential difference between the first end and the second end of the current generation module; the second end of the current generation module is electrically connected with the first end of the light-emitting module; the data writing module is used for writing a data signal into the first end of the current generation module; the storage module is used for storing the potential of the first end of the current generation module; the potential mirror image module is electrically connected with the second end of the current generation module and the second end of the light-emitting module respectively, and is used for mirroring a preset potential signal to the second end of the current generation module in a light-emitting stage and providing a circulation path of a driving current; in the light-emitting stage, the potential of the preset potential signal is smaller than the potential of the data signal. The invention can improve the stability and accuracy of the pixel circuit to output the driving current and improve the display quality of the display panel.
Description
Technical Field
The invention relates to the technical field of display, in particular to a pixel circuit, a driving method thereof and a display panel.
Background
With the continuous development of display technology, the application range of display devices is wider and wider, and people have higher and higher requirements on the display devices.
The pixel circuit in the display panel plays a very important role in driving the light emitting device to stably emit light. However, in the conventional pixel circuit, a driving transistor generates a driving current to drive a light emitting device to emit light, and under the influence of factors such as temperature, the driving transistor may generate a threshold voltage shift to affect the accurate and stable generation of the driving current, thereby affecting the luminance and stability of light emission of the light emitting device and affecting the display quality of the display panel.
Disclosure of Invention
The invention provides a pixel circuit, a driving method thereof and a display panel, which aim to improve the stability and accuracy of the pixel circuit for outputting driving current and improve the display quality of the display panel.
In order to achieve the technical purpose, the embodiment of the invention provides the following technical scheme:
a pixel circuit, comprising: the device comprises a potential mirror image module, a storage module, a data writing module and a current generation module;
the current generation module comprises a first end and a second end; the current generation module is used for generating a driving current according to the potential difference between the first end and the second end of the current generation module; the second end of the current generation module is electrically connected with the first end of the light emitting module, and the driving current is used for driving the light emitting module to emit light;
the data writing module is electrically connected with the first end of the current generating module and is used for writing a data signal into the first end of the current generating module;
the storage module is electrically connected with the first end of the current generation module; the storage module is used for storing the potential of the first end of the current generation module;
the potential mirror image module is electrically connected with the second end of the current generation module and the second end of the light-emitting module respectively, and is used for mirroring a preset potential signal to the second end of the current generation module in a light-emitting stage and providing a circulation path of the driving current;
in the light-emitting stage, the potential of the preset potential signal is smaller than the potential of the data signal.
Optionally, the potential mirror module comprises: a light emission control unit, a controlled unit, and a difference unit;
the light-emitting control unit is electrically connected with the second end of the light-emitting module, the controlled unit and the differential unit respectively; the light-emitting control unit is used for transmitting a first power supply signal to the controlled unit, transmitting the preset potential signal to the differential unit and providing a circulation path of the driving current;
the controlled unit is also electrically connected with the differential unit; the controlled unit is used for providing a constant current source for the differential unit under the control of the first power supply signal and the first scanning signal;
the differential unit is also electrically connected with the second end of the current generation module; the difference unit is used for mirroring the preset potential signal to the second end of the current generation module under the control of the constant current source.
Optionally, the light emission control unit includes: a first transistor, a second transistor, and a third transistor; a grid electrode of the first transistor is connected with a light-emitting control signal, a first pole of the first transistor is connected with the first power supply signal, and a second pole of the first transistor is electrically connected with the controlled unit; the grid electrode of the second transistor is connected to the light-emitting control signal, the first pole of the second transistor is connected to the preset potential signal, and the second pole of the second transistor is electrically connected with the differential unit; the grid electrode of the third transistor is connected to the light-emitting control signal, the first pole of the third transistor is respectively and electrically connected with the second end of the light-emitting module and the differential unit, and the second pole of the third transistor is connected to a second power supply signal;
the controlled unit includes: a fourth transistor; a gate of the fourth transistor is connected to the first scan signal, a first pole of the fourth transistor is electrically connected to a second pole of the first transistor, and the second pole of the fourth transistor is electrically connected to the differential unit;
the differential unit includes: a fifth transistor and a sixth transistor; a gate of the fifth transistor is electrically connected to a second pole of the second transistor, a first pole of the fifth transistor is electrically connected to a second pole of the fourth transistor and a first pole of the sixth transistor, respectively, a second pole of the fifth transistor is electrically connected to a first pole of the third transistor and a second pole of the sixth transistor, respectively, and a gate of the sixth transistor is electrically connected to the second terminal of the current generation module.
Optionally, the data writing module includes: a seventh transistor and an eighth transistor; a gate of the seventh transistor and a gate of the eighth transistor are both connected to a second scan signal, a first pole of the seventh transistor is connected to the data signal, a second pole of the seventh transistor is electrically connected to one end or the other end of the controlled unit, a first pole of the eighth transistor is electrically connected to the differential unit, and a second pole of the eighth transistor is electrically connected to a first end of the current generation module;
or, the data writing module includes: a ninth transistor; the grid electrode of the ninth transistor is connected with a second scanning signal, the first pole of the ninth transistor is connected with the data signal, and the second pole of the ninth transistor is electrically connected with the first end of the current generation module.
Optionally, the current generation module comprises: a resistance; the first end of the resistor is used as the first end of the current generation module, and the second end of the resistor is used as the second end of the current generation module.
Optionally, the storage module comprises: a capacitor; the first end of the capacitor is connected with a first power supply signal, and the second end of the capacitor is electrically connected with the first end of the current generation module.
Optionally, the pixel circuit further comprises: initializing a module; the initialization module is electrically connected with the first end of the current generation module or the second end of the current generation module, and the initialization module is used for initializing the first end of the light emitting module;
preferably, the initialization module comprises: a tenth transistor; a gate of the tenth transistor is connected to a third scan signal, a first pole of the tenth transistor is connected to an initialization signal, and a second pole of the tenth transistor is electrically connected to the first end of the current generation module or the second end of the current generation module.
Optionally, the preset potential signal includes: hopping potential signals or fixed potential signals;
preferably, the preset potential signal is a fixed potential signal;
preferably, the preset potential signal is a zero potential signal.
Correspondingly, an embodiment of the present invention further provides a display panel, including: any embodiment of the invention provides a pixel circuit.
Accordingly, an embodiment of the present invention further provides a driving method of a pixel circuit, for driving the pixel circuit provided in any embodiment of the present invention, where the driving method includes:
a data writing stage, controlling the data writing module to write a data signal into the first end of the current generating module;
in the light-emitting stage, the potential mirror module is controlled to mirror the preset potential signal to the second end of the current generation module, and a circulation path of the driving current is provided; the current generation module generates a driving current according to the potential difference between the first end and the second end of the current generation module, and drives the light emitting module to emit light.
The pixel circuit provided by the embodiment of the invention is provided with a potential mirror image module, a storage module, a data writing module and a current generation module; the data writing module is used for transmitting a data signal to the first end of the current generation module, the storage module is used for keeping the potential of the first end of the current generation module as the data signal, and the potential mirror module is used for mirroring a preset potential signal to the second end of the current generation module. Unlike the existing pixel circuit with a structure such as 7T1C, the pixel circuit provided by the embodiment of the present invention does not depend on the driving transistor to generate the driving current, but controls the potentials at the two ends of the current generation module, so that the current generation module generates the driving current according to the potential difference between the first end and the second end of the current generation module. Therefore, the influence of threshold voltage drift generated by the driving transistor under the influence of factors such as temperature and the like on the luminous brightness of the luminous module can be avoided, and the stability of driving current output is improved; meanwhile, as a direct influence factor of the generation of the driving current, the potentials at the two ends of the current generation module are accurate and controllable, and the accuracy of the driving current can be effectively improved. In summary, compared with the prior art, the embodiment of the invention can improve the stability and accuracy of the driving current output by the pixel circuit, and improve the display quality of the display panel.
It should be understood that the statements in this section do not necessarily identify key or critical features of the embodiments of the present invention, nor do they necessarily limit the scope of the invention. Other features of the present invention will become apparent from the following description.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings required to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the description below are only some embodiments of the present invention, and it is obvious for those skilled in the art that other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a pixel circuit according to an embodiment of the invention;
fig. 2 is a schematic diagram of a driving timing sequence of a pixel circuit according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a driving timing sequence of another pixel circuit according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of another pixel circuit according to an embodiment of the invention;
fig. 6 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention;
fig. 7 is a schematic structural diagram of another pixel circuit according to an embodiment of the invention;
FIG. 8 is a schematic diagram illustrating a driving timing sequence of a pixel circuit according to another embodiment of the present invention;
fig. 9 is a flowchart illustrating a driving method of a pixel circuit according to an embodiment of the invention;
fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention.
Detailed Description
In order to make the technical solutions of the present invention better understood, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the terms "first," "second," and the like in the description and claims of the present invention and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the invention described herein are capable of operation in sequences other than those illustrated or described herein. Furthermore, the terms "comprising" and "having," as well as any variations thereof, are intended to cover non-exclusive inclusions.
The embodiment of the invention provides a pixel circuit. The pixel circuit includes: the device comprises a potential mirror image module, a storage module, a data writing module and a current generation module.
The current generation module comprises a first end and a second end; the current generation module is used for generating a driving current according to the potential difference between the first end and the second end of the current generation module. The second end of the current generation module is electrically connected with the first end of the light-emitting module, and the driving current is used for driving the light-emitting module to emit light. The data writing module is electrically connected with the first end of the current generating module and is used for writing a data signal into the first end of the current generating module. The storage module is electrically connected with the first end of the current generation module; the storage module is used for storing the potential of the first end of the current generation module. The potential mirror image module is electrically connected with the second end of the current generation module and the second end of the light-emitting module respectively, and is used for mirroring a preset potential signal to the second end of the current generation module in a light-emitting stage and providing a circulation path of a driving current. In the light-emitting stage, the potential of the preset potential signal is smaller than the potential of the data signal.
Illustratively, the driving process of the pixel circuit includes:
in the data writing stage, the data writing module is controlled to write a data signal into the first end of the current generation module; the data signal is stored by the memory module.
In the light-emitting stage, the potential mirror module is controlled to mirror a preset potential signal to a second end of the current generation module, at the moment, the potential of a first end of the current generation module is the potential of the data signal, the potential of a second end of the current generation module is the potential of the preset potential signal, and the current generation module generates a driving current according to the potential difference between the first end and the second end of the current generation module; meanwhile, the potential mirror module provides a circulation path of the driving current, so that the driving current flows to the light-emitting module through the current generation module to drive the light-emitting module to emit light.
The pixel circuit provided by the embodiment of the invention is provided with a potential mirror image module, a storage module, a data writing module and a current generation module; the data writing module is used for transmitting a data signal to the first end of the current generation module, the storage module is used for keeping the potential of the first end of the current generation module as the data signal, and the potential mirror module is used for mirroring a preset potential signal to the second end of the current generation module. Unlike the existing pixel circuit with a structure such as 7T1C, the pixel circuit provided by the embodiment of the present invention does not depend on the driving transistor to generate the driving current, but controls the potentials at the two ends of the current generation module, so that the current generation module generates the driving current according to the potential difference between the first end and the second end of the current generation module. Therefore, the influence of threshold voltage drift generated by the driving transistor under the influence of factors such as temperature and the like on the luminous brightness of the luminous module can be avoided, and the stability of driving current output is improved; meanwhile, as a direct influence factor of the generation of the driving current, the potentials at the two ends of the current generation module are accurate and controllable, and the accuracy of the driving current can be effectively improved. In summary, compared with the prior art, the embodiment of the invention can improve the stability and accuracy of the driving current output by the pixel circuit, and improve the display quality of the display panel.
The structure and driving process of the pixel circuit will be described with reference to specific embodiments.
Fig. 1 is a schematic structural diagram of a pixel circuit according to an embodiment of the present invention. Referring to fig. 1, in one embodiment, the pixel circuit optionally includes: the potential mirror module 10, the memory module 30, the data write module 40 and the current generation module 20.
Illustratively, the control terminal of the data writing module 40 is connected to the second scan signal Sn2, the input terminal is connected to the data signal Vdata, and the output terminal is electrically connected to the first terminal N1 of the current generating module 20. The first terminal of the memory module 30 is connected to the first power signal ELVDD, and the second terminal is electrically connected to the first terminal N1 of the current generating module 20. The first control terminal of the potential mirror module 10 is connected to the first scanning signal Sn1, the second control terminal is connected to the emission control signal EM, the first power terminal is connected to the first power signal ELVDD, the second power terminal is connected to the second power signal ELVSS, the input terminal is connected to the preset potential signal V0, the first connection terminal is electrically connected to the second terminal N2 of the current generating module 20 and the first terminal of the light emitting module 50, and the second connection terminal is electrically connected to the second terminal of the light emitting module 50.
Wherein the first power signal ELVDD may be a high potential signal, such as a positive potential ranging from 3 to 7V; the first power signal ELVDD may be a low potential signal, for example, a negative potential ranging from-3.5 to-2. The data signal Vdata and the preset potential signal V0 may be determined according to the target luminance of the light emitting module 50 and the voltage-current relationship of the current generating module 20. Specifically, the magnitude of the driving current required by the light emitting module 50 can be known according to the target brightness of the light emitting module 50, and accordingly, the potential difference required at the two ends of the current generating module 20 can be calculated by combining the voltage-current relationship of the current generating module 20. In each frame of display, the difference between the data signal Vdata and the preset potential signal V0 controlled to be connected to each pixel circuit in the light emitting stage is maintained at the above potential difference, so that the light emitting module 50 can be accurately and stably driven to emit light.
For example, the preset potential signal V0 itself may be a jump potential signal, so that the stability of the driving current can be ensured as long as the potential is maintained during the light emitting period. Alternatively, the preset potential signal V0 may also be a fixed potential signal, and the fixed potential may be set to a certain potential value smaller than the minimum potential value of the data signal Vdata, so as to ensure that a potential difference always exists between the data signal Vdata and the preset potential signal V0 in the light emitting period, so that the current generating module 20 effectively generates the driving current. The preset potential signal V0 is set as a fixed potential signal, so that the driving IC only needs to provide a changed data signal Vdata, and the control logic is simplified; and secondly, all the pixel circuits in the display panel can access the same preset potential signal V0, so that the output ports of the driving chip are reduced, and the cost of the display panel is reduced. Illustratively, the preset potential signal V0 may be a zero potential signal, so that the potential difference across the current generating module 20 is actually the potential value of the data signal Vdata, thereby eliminating the calculation step of the potential difference and further simplifying the control logic; in addition, the zero potential signal can multiplex the original grounding signal in the display panel, and a new signal port and a new signal wire are not needed to be added, so that the wiring of the display panel is simplified.
Fig. 2 is a schematic diagram of a driving timing sequence of a pixel circuit according to an embodiment of the invention. With reference to fig. 1 and fig. 2, taking the control signals as low potential effective examples, the driving process of the pixel circuit includes:
data write phase T1: the second scan signal Sn2 is at a low potential, and both the first scan signal Sn1 and the emission control signal EM are at a high potential. The data writing module 40 is turned on in response to the second scan signal Sn2, and transmits the data signal Vdata to the first terminal N1 of the current generating module 20, that is, the first terminal N1 of the current generating module 20 has a potential Vdata. The data signal Vdata is stored by the memory module 30.
Light-emitting period T2: the first scan signal Sn1 jumps to a first potential V11, the second scan signal Sn2 is at a high potential, and the emission control signal EM is at a low potential. The potential mirror module 10 starts the potential mirror function in response to the first potential V11 and the emission control signal EM, and mirrors the preset potential signal V0 to the second terminal N2 of the current generating module 20, that is, the potential of the second terminal N2 of the current generating module 20 is V0. At this time, the potential of the first terminal N1 of the current generation module 20 is still maintained by the memory module 30, and the potential difference between the first terminal N1 and the second terminal N2 of the current generation module is Vdata-V0. The current generation module 20 generates a driving current under the action of the potential difference. Meanwhile, the potential mirror module 10 further switches on the second power terminal and the second connection terminal thereof in response to the light-emitting control signal EM to provide a circulation path of the driving current, so that the driving current drives the light-emitting module 50 to emit light.
In summary, the embodiment of the invention provides a new pixel circuit, and the current generation module 20 generates the driving current according to the potential difference between the data signal Vdata and the preset potential signal V0, so as to avoid the influence of the change of the properties such as the threshold voltage of the driving transistor in the existing pixel circuit on the accuracy and stability of the driving current.
Fig. 3 is a schematic structural diagram of another pixel circuit according to an embodiment of the invention. Referring to fig. 3, on the basis of the above embodiments, optionally, the potential mirror module 10 includes: a light emission control unit 110, a controlled unit 120, and a difference unit 130. The light emission control unit 110 is configured to transmit a first power signal ELVDD to the controlled unit 120, transmit a preset potential signal VO to the differential unit 130, and provide a circulation path of a driving current. The controlled unit 120 is configured to provide a constant current source to the differential unit 130 under the control of the first power signal ELVDD and the first scan signal Sn 1. The difference unit 130 is configured to mirror the preset potential signal V0 to the second terminal N2 of the current generating module 20 under the control of the constant current source.
In the embodiment of the present invention, the difference unit 130 has a potential mirror function under the control of the light emitting control unit 110 and the controlled unit 120, so as to control the potential of the second terminal N2 of the current generating module 20 to be the preset potential signal V0 in the light emitting stage.
With continued reference to fig. 3, the specific connection manner of each unit in the potential mirror module 10 is, for example: the control end of the light-emitting control unit 110 is connected to the light-emitting control signal EM, the first power end is connected to the first power signal ELVDD, the second power end is connected to the second power signal ELVSS, the input end is connected to the preset potential signal V0, the first connection end is electrically connected to the first end of the controlled unit 120, the second connection end is electrically connected to the first control end of the differential unit 130, and the third connection end is electrically connected to the second end of the differential unit 130. The control terminal of the controlled unit 120 is connected to the first scan signal Sn1, and the second terminal is electrically connected to the first terminal of the difference unit 130. A second control end of the differential unit 130 is electrically connected to the second end N2 of the current generating module 20 and the first end of the light emitting module 50, respectively, and a second end of the differential unit 130 is electrically connected to the second end of the light emitting module 50.
The function implementation process of the potential mirror module 10 specifically includes: the light-emission controlling unit 110 turns on its first power terminal and the first connection terminal under the control of the light-emission control signal EM, so that the first power signal ELVDD is transmitted to the first terminal of the controlled unit 120; the potential difference between the first power supply signal ELVDD and the first scan signal Sn1 causes the controlled unit 120 to operate as a constant current source. Meanwhile, the light-emitting control unit 110 switches on the input terminal and the second connection terminal under the control of the light-emitting control signal EM, so that the preset potential signal V0 is transmitted to the first control terminal of the differential unit 130, the differential unit 130 realizes the potential mirror function under the control of the constant current source, and mirrors the preset potential signal V0 accessed by the first control terminal to the second control terminal thereof, so that the potential of the second terminal N2 of the current generation module 20 is the preset potential signal V0. Furthermore, the light-emitting control unit 110 is controlled by the light-emitting control signal EM to connect the second power terminal and the third connection terminal thereof, so as to provide a path between the second terminal of the light-emitting module 50 and the second power terminal of the light-emitting control unit 110, and provide a transmission path for the driving current.
With continued reference to fig. 3, on the basis of the foregoing embodiments, optionally, the pixel circuit further includes: the module 60 is initialized. The control terminal of the initialization module 60 is connected to the third scan signal Sn3, the input terminal is connected to the initialization signal Vref, and the output terminal is electrically connected to the first terminal of the light emitting module 50. The initialization module 60 is configured to initialize the first end of the light emitting module 50 with the initialization signal Vref in response to the control of the third scan signal Sn3, so that all the light emitting modules 50 are driven to emit light in the same initial state, and the influence of the residual potential displayed in the previous frame on the display in the current frame is avoided.
Illustratively, the light emitting module 50 may be formed of a current-driven type light emitting device OLED having an anode as a first end of the light emitting module 50 and a cathode as a second end of the light emitting module 50. Then, the initialization signal Vref may be a negative potential signal to make the anode potential of the light emitting device OLED approach to the cathode potential thereof at the time of initialization, and even to implement reverse bias initialization of the light emitting device OLED to improve the display contrast.
Correspondingly, the driving process of the pixel circuit further includes an initialization phase, which is performed before the data writing phase, and the driving process of the pixel circuit is described below with reference to fig. 4. Fig. 4 is a schematic diagram of a driving timing sequence of another pixel circuit according to an embodiment of the invention. With reference to fig. 3 and 4, the driving process of the pixel circuit includes:
an initialization phase T0: the third scan signal Sn3 is at a low potential, and the first scan signal Sn1, the second scan signal Sn2, and the emission control signal EM are all at a high potential. The initialization module 60 is turned on in response to the third scan signal Sn3, and initializes the anode of the light emitting device OLED with the initialization signal Vref.
In the data writing period T1 and the light emitting period T2, the third scan signal Sn3 is kept at the high level, and the initialization module 60 is turned off. The action processes of other control signals and other modules are the same as those in the embodiment shown in fig. 1 and fig. 2, and are not described again here.
The above embodiments exemplarily give each functional block in the pixel circuit, and a specific structure that each block may have is explained below.
Fig. 5 is a schematic structural diagram of another pixel circuit according to an embodiment of the invention. Referring to fig. 5, in one embodiment, the light emission control unit 110 optionally includes: a first transistor M1, a second transistor M2, and a third transistor M3; the controlled unit 120 includes: a fourth transistor M4; the difference unit 130 includes: a fifth transistor M5 and a sixth transistor M6.
Specifically, the gate of the first transistor M1 is connected to the emission control signal EM, the first pole of the first transistor M1 is connected to the first power supply signal ELVDD, and the second pole of the first transistor M1 is electrically connected to the first pole of the fourth transistor M4; a grid electrode of the second transistor M2 is connected to the light-emitting control signal EM, a first pole of the second transistor M2 is connected to the preset potential signal V0, and a second pole of the second transistor M2 is electrically connected to a grid electrode of the fifth transistor M5; a gate of the third transistor M3 is connected to the emission control signal EM, a first pole of the third transistor M3 is electrically connected to the second terminal of the light emitting module 50, a second pole of the fifth transistor M5, and a second pole of the sixth transistor M6, respectively, and a second pole of the third transistor M3 is connected to the second power signal ELVSS; a gate of the fourth transistor M4 is connected to the first scan signal Sn1, and a second pole of the fourth transistor M4 is electrically connected to a first pole of the fifth transistor M5 and a first pole of the sixth transistor M6, respectively; a gate of the sixth transistor M6 is electrically connected to the second terminal N2 of the current generation module 20 and the first terminal of the light emitting module 50, respectively.
Taking the transistors as P-type transistors as an example, in conjunction with the timing sequence shown in fig. 4, during the light-emitting period T2, the light-emitting control signal EM is at a low potential, and the first scan line signal Sn1 is at a first potential V11. The first transistor M1, the second transistor M2, and the third transistor M3 are all used as switching transistors, and are turned on under the control of the emission control signal EM. The first power supply signal ELVDD is transmitted to the first pole of the fourth transistor M4 through the first transistor M1, the preset potential signal V0 is transmitted to the gate of the fifth transistor M5 through the second transistor M2, and the second power supply signal ELVSS is transmitted to the second poles of the fifth transistor M5 and the sixth transistor M6 through the third transistor. At this time, the gate of the fourth transistor M4 is connected to the first potential V11, the first electrode is connected to the first power signal ELVDD, and the potential difference between the first potential V11 and the first power signal ELVDD controls the fourth transistor M4 to operate in the amplification region, so that the fourth transistor M4 operates as a constant current source. In other words, the value of the first potential V11 may be determined according to the operating characteristic of the fourth transistor M4 and the value of the first power supply signal ELVDD. The fifth transistor M5 and the sixth transistor M6 are two transistors with the same performance and parameters, first poles of the two transistors are connected to each other, and second poles of the two transistors are connected to each other, so as to form a differential pair transistor structure, the fourth transistor M4 is used as a constant current source load of the differential pair transistor, and a current transmitted to the differential unit 130 by the fourth transistor M4 is denoted as I0. Then, the current flowing through the fifth transistor M5 is equal to the current flowing through the sixth transistor M6, I0/2. The performance parameters of the fifth transistor M5 and the sixth transistor M6 are the same, the corresponding relationship between the voltage difference and the current between the gates of the two transistors and the first electrode is the same, and the current flowing through the two transistors is the same, so that the potential difference between the gates of the two transistors and the first electrode is the same; meanwhile, the first poles of the two transistors are connected together, that is, the potentials of the first poles of the two transistors are equal, so that the potentials of the gates of the two transistors are equal.
In summary, the potential mirror module 10 forms a negative feedback differential circuit, the connection mode of the differential pair transistor and the provision of the constant current source enable the differential unit 130 to have a potential mirror function, and the preset potential signal V0 connected to the gate of the fifth transistor M5 can be mirrored to the gate of the sixth transistor M6. At this time, the turning on of the third transistor M3 provides a path through which the driving current flows to the second power source terminal through the light emitting device OLED and the third transistor M3, which is equivalent to providing a transmission path of the driving current.
With continued reference to fig. 5, on the basis of the above embodiments, optionally, the current generation module 20 includes: and a resistor R1. A first terminal of the resistor R1 serves as a first terminal N1 of the current generating module 20, and a second terminal of the resistor R1 serves as a second terminal N2 of the current generating module 20.
The current generation module 20 is configured by the resistor R1 in this embodiment, so that the current generation module 20 has a simple structure and is easy to implement. Meanwhile, the driving current (denoted as I1) can be calculated by the following formula: i1= (VN 1-VN 2)/R1 = (Vdata-V0)/R1. Therefore, the driving current and the potential difference at the two ends of the current generation module 20 are in a linear relationship, and the calculation of the driving current is more accurate and controllable. In addition, compared with the driving transistor in the prior art, the resistance value of the resistor R1 is basically not influenced by factors such as temperature, so that the driving current is not influenced by the factors such as temperature, and the stability of the driving current is ensured. When the preset potential signal is 0 potential, I1= Vdata/R1, the calculation process of the driving current can be further simplified.
With continued reference to fig. 5, on the basis of the foregoing embodiments, optionally, the data writing module 40 includes: and a ninth transistor M9. A gate of the ninth transistor M9 is connected to the second scan signal Sn2, a first pole of the ninth transistor M9 is connected to the data signal Vdata, and a second pole of the ninth transistor M9 is electrically connected to the first terminal N1 of the current generating module 20. The data writing module 40 of the present embodiment is formed by one transistor, so that the data writing module 40 has a simple structure and is easy to implement.
With continued reference to fig. 5, on the basis of the above embodiments, the storage module 30 optionally includes: a capacitor C1. A first terminal of the capacitor C1 is connected to the first power signal ELVDD, and a second terminal of the capacitor C1 is electrically connected to the first terminal N1 of the current generating module 20. Based on the characteristic that the potentials at the two ends of the capacitor cannot change suddenly, the first end of the capacitor C1 is connected to the first power supply signal ELVDD at a fixed potential, so that the potential of the second end of the capacitor C1 (i.e., the first end N1 of the current generation module 20) can be prevented from being reduced in the light emitting stage; in other words, due to the coupling effect of the capacitor C1, when the potential of the first terminal N1 of the current generating module 20 shows a trend of continuously decreasing during the light emitting period, the first terminal of the capacitor C1 continuously supplements charges to the second terminal thereof to maintain the potential of the first terminal N1 of the current generating module 20 stable, thereby ensuring the stability of the driving current during the light emitting period. In the embodiment, the storage module 30 is formed by one capacitor, so that the storage module 30 has a simple structure and is easy to implement.
With continued reference to fig. 5, based on the above embodiments, optionally, the initialization module 60 includes: a tenth transistor M10. A gate of the tenth transistor M10 is connected to the third scan signal Sn3, a first pole of the tenth transistor M10 is connected to the initialization signal Vref, and a second pole of the tenth transistor M10 is electrically connected to the second terminal N2 of the current generating module 20, that is, directly electrically connected to an anode of the light emitting device OLED. The initialization module 60 of the present embodiment is formed by one transistor, so that the initialization module 60 has a simple structure and is easy to implement.
With reference to fig. 4 and fig. 5, still taking the case that each transistor in the pixel circuit is a P-type transistor as an example, the driving process of the pixel circuit specifically includes:
initialization phase T0: the third scan signal Sn3 is at a low potential, and the first scan signal Sn1, the second scan signal Sn2, and the emission control signal EM are all at a high potential. The tenth transistor M10 is turned on in response to the third scan signal Sn3, and initializes the anode of the light emitting device OLED with the initialization signal Vref.
Data writing phase T1: the second scan signal Sn2 is at a low potential, and the first scan signal Sn1, the third scan signal Sn3, and the emission control signal EM are all at a high potential. The ninth transistor M9 is turned on in response to the second scan signal Sn2, and transmits the data signal Vdata to the first terminal N1 of the current generation module 20.
Light-emitting period T2: the first scan signal Sn1 jumps to a first potential V11, the emission control signal EM is a low potential, and the second scan signal Sn2 and the third scan signal Sn3 are both high potentials. The first transistor M1, the second transistor M2, and the third transistor M3 are all turned on, the fifth transistor M5 and the sixth transistor M6 form a differential pair transistor, the fourth transistor M4 serves as a constant current source load of the differential pair transistor, and according to the operating characteristics of the differential pair transistor, the potential mirroring module 10 mirrors a gate potential (a preset potential signal V0) of the fifth transistor M5 to a gate of the sixth transistor M6. The driving current flowing through the resistor R1 and the light emitting device OLED is I1= (Vdata-V0)/R1, so that the driving current is controllable and is not affected by temperature.
In the above embodiments, the data writing block is formed by the ninth transistor by way of example, but the invention is not limited thereto. In other embodiments, the data writing module may have other structures. Several of which are described below.
Fig. 6 is a schematic structural diagram of another pixel circuit according to an embodiment of the present invention. Referring to fig. 6, in one embodiment, the data writing module 40 optionally includes: a seventh transistor M7 and an eighth transistor M8. The gate of the seventh transistor M7 and the gate of the eighth transistor M8 are both connected to the second scan signal Sn2, the first pole of the seventh transistor M7 is connected to the data signal Vdata, and the second pole of the seventh transistor M7 is electrically connected to the potential mirror module 10, specifically to the second terminal of the controlled unit 120, that is, to the second pole of the fourth transistor M4; a first pole of the eighth transistor M8 is electrically connected to the potential mirror module 10, specifically to the second terminal of the differential unit 130, that is, to the second pole of the sixth transistor M6; a second pole of the eighth transistor M8 is electrically connected to the first terminal N1 of the current generating module 20.
The pixel circuit can still adopt the timing driving shown in fig. 4, and the driving process is different from that of the circuit shown in fig. 5 in that: a transmission path of the data signal Vdata. Specifically, in the initialization stage T0, the tenth transistor M10 initializes the anode of the light emitting device OLED with the initialization signal Vref, and also initializes the gate of the sixth transistor M6 so that the sixth transistor M6 may be turned on in the next stage. In the data writing phase T2, the seventh transistor M7 and the eighth transistor M8 are turned on in response to the second scan signal Sn2, the data signal Vdata is transmitted to the first pole of the sixth transistor M6 through the seventh transistor M7, the potential difference between the gate and the first pole of the sixth transistor M6 controls the sixth transistor M6 to be turned on, and the data signal Vdata is continuously transmitted to the first terminal N1 of the current generating module 20 through the first pole and the second pole of the sixth transistor M6 and the eighth transistor M8.
Fig. 7 is a schematic structural diagram of another pixel circuit according to an embodiment of the invention. Referring to fig. 7, in another embodiment, optionally, the data writing module 40 is still formed by a seventh transistor M7 and an eighth transistor M8, which are different from the connection manner in fig. 6 in that: a second pole of the seventh transistor M7 is electrically connected to a first terminal of the controlled unit 120, i.e., to a first pole of the fourth transistor M4. The pixel circuit may employ timing driving as shown in fig. 8. Referring to fig. 8, the timing sequence differs from that of fig. 4 in that:
in the data writing stage T1, except that the second scan signal Sn2 is transited to the low potential, the first scan signal Sn1 is also transited to the low potential V12, so as to control the fourth transistor M4 to be fully turned on, and provide a signal transmission path between the first electrode of the seventh transistor M7-the fourth transistor M4-the sixth transistor and the first end N1 of the second electrode-the eighth transistor M8-the current generation module 20, so that the data signal Vdata is successfully transmitted to the first end N1 of the current generation module 20.
It should be noted that, the above embodiments exemplarily show the structure that the initialization module is directly connected to the anode of the light emitting device OLED, but the invention is not limited thereto. In other embodiments, referring to fig. 6 and 7, the initialization module 60 may be further connected to the first terminal N1 of the current generation module 20, and the initialization signal Vref may be transmitted to the anode of the light emitting device OLED through the tenth transistor M10 and the resistor R1 in the initialization stage, so as to initialize the light emitting device OLED.
In addition, in each of the above embodiments, each transistor in the pixel circuit is a P-type transistor, but the present invention is not limited thereto. In other embodiments, some or all of the transistors in the pixel circuit may be replaced by N-type transistors according to requirements, and the control timing of the control signal may be replaced accordingly.
The embodiment of the invention also provides a driving method of the pixel circuit, which is used for driving the pixel circuit provided by any embodiment of the invention and has corresponding beneficial effects. Fig. 9 is a flowchart illustrating a driving method of a pixel circuit according to an embodiment of the invention. Referring to fig. 9, the driving method includes the steps of:
and S110, in a data writing stage, controlling a data writing module to write a data signal into the first end of the current generation module.
S120, in a light-emitting stage, controlling a potential mirror module to mirror a preset potential signal to a second end of a current generation module and providing a circulation path of a driving current; the current generation module generates a driving current according to the potential difference between the first end and the second end of the current generation module, and drives the light emitting module to emit light.
According to the driving method of the pixel circuit provided by the embodiment of the invention, the potential of the first end of the current generation module is controlled to be the data signal through the data writing module, and the potential of the first end of the current generation module is kept to be the data signal through the storage module; and controlling the potential of the second end of the current generation module to be a preset potential signal through the potential mirror image module. Unlike the existing pixel circuit with a structure such as 2T1C or 7T1C, the pixel circuit provided by the embodiment of the invention does not depend on the driving transistor to generate the driving current, but controls the potentials at the two ends of the current generation module to enable the current generation module to generate the driving current according to the potential difference between the first end and the second end of the current generation module. Therefore, the influence of threshold voltage drift generated by the driving transistor under the influence of factors such as temperature and the like on the luminous brightness of the luminous module can be avoided, and the stability of driving current output is improved; meanwhile, as a direct influence factor of the generation of the driving current, the potentials at two ends of the current generation module are accurate and controllable, and the accuracy of the driving current can be effectively improved. In summary, compared with the prior art, the embodiment of the invention can improve the stability and accuracy of the driving current output by the pixel circuit, and improve the display quality of the display panel.
It should be noted that, in each embodiment of the pixel circuit, specific descriptions of driving methods are performed for different pixel circuits, and these driving methods can be regarded as the driving methods of the pixel circuits provided in the embodiments of the present invention, and repeated contents are not described here again.
The embodiment of the invention also provides a display panel which comprises the pixel circuit provided by any embodiment of the invention and has corresponding beneficial effects. The display panel may be, for example, an active matrix organic light emitting diode panel or a micro light emitting diode display panel. Fig. 10 is a schematic structural diagram of a display panel according to an embodiment of the present invention. Referring to fig. 10, the display panel 100 includes: pixel circuits 101 arranged in an array. In addition, the display panel 100 further includes a shift register circuit 102, a plurality of control signal lines 104, a driving IC 103, and a plurality of data lines 105. The control signal line 104 is electrically connected to the shift register circuit 102, and is used for providing a control signal to the pixel circuit 101. The control signal line 104 may specifically include: the first scanning line is used for transmitting a first scanning signal; a second scan line for transmitting a second scan signal; and a light emission control signal line for transmitting the light emission control signal. The data line 150 is electrically connected to the drive IC 103 and supplies a data signal to each pixel circuit 101.
It should be understood that various forms of the flows shown above may be used, with steps reordered, added, or deleted. For example, the steps described in the present invention may be executed in parallel, sequentially, or in different orders, and are not limited herein as long as the desired results of the technical solution of the present invention can be achieved.
The above-described embodiments should not be construed as limiting the scope of the invention. It should be understood by those skilled in the art that various modifications, combinations, sub-combinations and substitutions may be made in accordance with design requirements and other factors. Any modification, equivalent replacement, and improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (10)
1. A pixel circuit, comprising: the device comprises a potential mirror image module, a storage module, a data writing module and a current generation module;
the current generation module comprises a first end and a second end; the current generation module is used for generating a driving current according to the potential difference between the first end and the second end of the current generation module; the second end of the current generation module is electrically connected with the first end of the light emitting module, and the driving current is used for driving the light emitting module to emit light;
the data writing module is electrically connected with the first end of the current generating module and is used for writing a data signal into the first end of the current generating module;
the storage module is electrically connected with the first end of the current generation module; the storage module is used for storing the potential of the first end of the current generation module;
the potential mirror image module is electrically connected with the second end of the current generation module and the second end of the light-emitting module respectively, and is used for mirroring a preset potential signal to the second end of the current generation module in a light-emitting stage and providing a circulation path of the driving current;
in the light-emitting stage, the potential of the preset potential signal is smaller than the potential of the data signal.
2. The pixel circuit according to claim 1, wherein the potential mirror module comprises: a light emission control unit, a controlled unit, and a difference unit;
the light-emitting control unit is electrically connected with the second end of the light-emitting module, the controlled unit and the differential unit respectively; the light-emitting control unit is used for transmitting a first power supply signal to the controlled unit, transmitting the preset potential signal to the differential unit and providing a circulation path of the driving current;
the controlled unit is also electrically connected with the differential unit; the controlled unit is used for providing a constant current source for the differential unit under the control of the first power supply signal and the first scanning signal;
the differential unit is also electrically connected with the second end of the current generation module; the difference unit is used for mirroring the preset potential signal to the second end of the current generation module under the control of the constant current source.
3. The pixel circuit according to claim 2, wherein the light emission control unit comprises: a first transistor, a second transistor, and a third transistor; a grid electrode of the first transistor is connected with a light-emitting control signal, a first pole of the first transistor is connected with the first power supply signal, and a second pole of the first transistor is electrically connected with the controlled unit; the grid electrode of the second transistor is connected to the light-emitting control signal, the first pole of the second transistor is connected to the preset potential signal, and the second pole of the second transistor is electrically connected with the differential unit; a grid electrode of the third transistor is connected to the light-emitting control signal, a first pole of the third transistor is respectively and electrically connected with a second end of the light-emitting module and the differential unit, and a second pole of the third transistor is connected to a second power supply signal;
the controlled unit includes: a fourth transistor; a gate of the fourth transistor is connected to the first scan signal, a first pole of the fourth transistor is electrically connected to a second pole of the first transistor, and the second pole of the fourth transistor is electrically connected to the differential unit;
the differential unit includes: a fifth transistor and a sixth transistor; a gate of the fifth transistor is electrically connected to a second pole of the second transistor, a first pole of the fifth transistor is electrically connected to a second pole of the fourth transistor and a first pole of the sixth transistor, respectively, a second pole of the fifth transistor is electrically connected to a first pole of the third transistor and a second pole of the sixth transistor, respectively, and a gate of the sixth transistor is electrically connected to the second terminal of the current generation module.
4. The pixel circuit according to claim 2, wherein the data writing module comprises: a seventh transistor and an eighth transistor; a gate of the seventh transistor and a gate of the eighth transistor are both connected to a second scan signal, a first pole of the seventh transistor is connected to the data signal, a second pole of the seventh transistor is electrically connected to one end or the other end of the controlled unit, a first pole of the eighth transistor is electrically connected to the differential unit, and a second pole of the eighth transistor is electrically connected to a first end of the current generation module;
or, the data writing module includes: a ninth transistor; the grid electrode of the ninth transistor is connected with a second scanning signal, the first pole of the ninth transistor is connected with the data signal, and the second pole of the ninth transistor is electrically connected with the first end of the current generation module.
5. The pixel circuit according to claim 1, wherein the current generation module comprises: a resistance; the first end of the resistor is used as the first end of the current generation module, and the second end of the resistor is used as the second end of the current generation module.
6. The pixel circuit according to claim 1, wherein the storage module comprises: a capacitor; the first end of the capacitor is connected with a first power supply signal, and the second end of the capacitor is electrically connected with the first end of the current generation module.
7. The pixel circuit of claim 1, further comprising: initializing a module; the initialization module is electrically connected with the first end of the current generation module or the second end of the current generation module, and the initialization module is used for initializing the first end of the light emitting module;
preferably, the initialization module includes: a tenth transistor; a gate of the tenth transistor is connected to a third scan signal, a first pole of the tenth transistor is connected to an initialization signal, and a second pole of the tenth transistor is electrically connected to the first end of the current generation module or the second end of the current generation module.
8. The pixel circuit according to any one of claims 1 to 7, wherein the preset potential signal comprises: jumping potential signals or fixed potential signals;
preferably, the preset potential signal is a fixed potential signal;
preferably, the preset potential signal is a zero potential signal.
9. A display panel, comprising: a pixel circuit according to any one of claims 1-8.
10. A driving method for a pixel circuit, for driving the pixel circuit according to any one of claims 1 to 8, the driving method comprising:
a data writing stage, controlling the data writing module to write a data signal into the first end of the current generating module;
in the light-emitting stage, the potential mirror module is controlled to mirror the preset potential signal to the second end of the current generation module, and a circulation path of the driving current is provided; the current generation module generates a driving current according to the potential difference between the first end and the second end of the current generation module, and drives the light emitting module to emit light.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210884594.1A CN115188334A (en) | 2022-07-25 | 2022-07-25 | Pixel circuit, driving method thereof and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210884594.1A CN115188334A (en) | 2022-07-25 | 2022-07-25 | Pixel circuit, driving method thereof and display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN115188334A true CN115188334A (en) | 2022-10-14 |
Family
ID=83521351
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210884594.1A Pending CN115188334A (en) | 2022-07-25 | 2022-07-25 | Pixel circuit, driving method thereof and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115188334A (en) |
-
2022
- 2022-07-25 CN CN202210884594.1A patent/CN115188334A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107274825B (en) | Display panel, display device, pixel driving circuit and control method thereof | |
| CN109754757B (en) | Pixel driving circuit, display device and pixel driving method | |
| CN112509517B (en) | Driving method of pixel circuit and display panel | |
| CN111508426A (en) | Pixel circuit, driving method thereof and display panel | |
| CN112908245B (en) | Pixel circuit, driving method thereof and display panel | |
| CN111710297B (en) | Pixel driving circuit, driving method thereof and display panel | |
| CN112585671A (en) | Pixel circuit and display device having the same | |
| CN111243515A (en) | Pixel circuit, display panel and driving method of pixel circuit | |
| CN113920935B (en) | Pixel driving circuit, display panel, display device and pixel driving method | |
| CN111508431A (en) | Pixel driving circuit, method and display device | |
| CN112908247B (en) | Pixel circuit, driving method thereof and display panel | |
| CN112086059A (en) | Pixel circuit and display panel | |
| CN112885291A (en) | Pixel circuit, driving method thereof and display panel | |
| CN115240582B (en) | Pixel circuit, driving method thereof and display panel | |
| CN114999401A (en) | Pixel driving circuit, driving method thereof and display panel | |
| CN115188334A (en) | Pixel circuit, driving method thereof and display panel | |
| CN114648939A (en) | Pixel circuit, backlight module and display panel | |
| CN113140182B (en) | Pixel circuit, display substrate, display panel and pixel driving method | |
| CN114783379B (en) | Pixel circuit, driving method thereof and display panel | |
| CN114093318B (en) | Pixel circuit, control method of pixel circuit and display device | |
| CN113223460B (en) | Pixel circuit, pixel driving method and display device | |
| CN113077761B (en) | Pixel circuit, pixel driving method and display device | |
| CN114822387B (en) | Pixel circuit and display panel | |
| CN117456888A (en) | Pixel circuit and display panel | |
| CN115472120A (en) | Pixel circuit, driving method thereof and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |