CN115130145A - SOC chip and data processing method applied to SOC chip - Google Patents

SOC chip and data processing method applied to SOC chip Download PDF

Info

Publication number
CN115130145A
CN115130145A CN202110333799.6A CN202110333799A CN115130145A CN 115130145 A CN115130145 A CN 115130145A CN 202110333799 A CN202110333799 A CN 202110333799A CN 115130145 A CN115130145 A CN 115130145A
Authority
CN
China
Prior art keywords
transmission path
data
original data
module
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110333799.6A
Other languages
Chinese (zh)
Inventor
袁博浒
陈东坡
师少帅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Yuefang Technology Co ltd
Original Assignee
Guangdong Yuefang Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Yuefang Technology Co ltd filed Critical Guangdong Yuefang Technology Co ltd
Priority to CN202110333799.6A priority Critical patent/CN115130145A/en
Publication of CN115130145A publication Critical patent/CN115130145A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60Protecting data
    • G06F21/64Protecting data integrity, e.g. using checksums, certificates or signatures
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package

Abstract

An SOC chip and a data processing method applied to the SOC chip are provided, the data processing method comprises the following steps: acquiring original data sent by peripheral equipment; preprocessing the original data to enable the original data to carry interactive identification information; and carrying out corresponding data processing on the original data according to the interactive identification information. According to the invention, the original data is preprocessed firstly, so that the original data carries the interactive identification information, and the original data can be identified through the interactive identification information in the subsequent data processing process, therefore, the limitation that the original data is directly transmitted to the processor for processing in the traditional SOC chip can be improved, the corresponding transmission path of the original data in the SOC chip can be determined according to the actual requirement, and the flexibility and the safety of data processing are improved; in addition, the original data carries the interactive identification information, so that the processed mode of the original data can be determined more quickly and accurately, and the data processing efficiency is improved.

Description

SOC chip and data processing method applied to SOC chip
Technical Field
The embodiment of the invention relates to the field of semiconductor integrated circuits, in particular to an SOC chip and a data processing method applied to the SOC chip.
Background
The Internet of Things (IoT) is an information bearer based on the Internet, a traditional telecommunication network, and the like, and enables all common physical objects capable of being independently addressed to realize an interconnected network. In the era of internet of things, the number of connections between people, between people and things, and between things and things is explosively increased, and in order to adapt to the explosive increase of data scale, the number of devices in the internet of things must be increased continuously. With the rapid development of the internet of things, the number of devices in the internet of things is rapidly increased, the demand service is continuously enhanced, and more network attacks are faced, so that under the background, the data processing capacity and the safety performance of the devices in the internet of things become more and more concerned problems for people.
In the current internet of things terminal node equipment, the core is "SOC (System on Chip) Chip + sensor". The SOC chip is used as a core in the terminal node equipment of the Internet of things, and the data processing capacity and the safety performance of the SOC chip fundamentally determine the data processing capacity and the safety performance of the equipment of the Internet of things.
Disclosure of Invention
The embodiment of the invention aims to provide an SOC chip and a data processing method applied to the SOC chip, and improve the safety and efficiency of data processing.
In order to solve the above problem, an embodiment of the present invention provides a data processing method applied to an SOC chip, including: acquiring original data sent by peripheral equipment; preprocessing the original data to enable the original data to carry interactive identification information; and carrying out corresponding data processing on the original data according to the interactive identification information.
Correspondingly, an embodiment of the present invention further provides an SOC chip, including: the peripheral equipment interface module is used for acquiring original data sent by peripheral equipment; the data processing module comprises a preprocessing module and a post-processing module, and the preprocessing module is used for preprocessing the original data to enable the original data to carry interactive identification information; and the post-stage processing module is used for carrying out corresponding data processing on the original data according to the interactive identification information.
Compared with the prior art, the technical scheme of the embodiment of the invention has the following advantages:
in the data processing method applied to the SOC chip provided by the embodiment of the invention, the original data is preprocessed to enable the original data to carry interactive identification information, and after preprocessing, the original data is correspondingly processed according to the interactive identification information; compared with the scheme that original data are processed by adopting a single transmission path (namely, the original data are transmitted to a processor to determine the interactive information of the original data) in the data processing method of the traditional SOC chip, the scheme enables the original data to carry the interactive identification information by preprocessing, so that the original data can be identified and processed by the interactive identification information in the subsequent data processing process, the limitation that the original data are directly transmitted to the processor for processing in the traditional SOC chip can be improved, the corresponding transmission path of the original data in the SOC chip can be determined according to actual needs (for example, other data processing modules except the processor can be adopted for data processing), and the flexibility and the safety of data processing are improved; in addition, the original data carries the interactive identification information, so that the processed mode of the original data can be determined more quickly and accurately, and the data processing efficiency is improved.
The embodiment of the invention provides an SOC (system on chip), which comprises a data processing module, wherein the data processing module comprises a preprocessing module and a post-processing module, the preprocessing module is used for preprocessing the original data to enable the original data to carry interactive identification information, and the post-processing module is used for carrying out corresponding data processing on the original data according to the interactive identification information; compared with the traditional SOC chip, the scheme adds the data processing module in the SOC chip, so that the original data can be processed through the data processing module, the limitation that the original data in the traditional SOC chip is directly transmitted to the processor for processing can be improved, the corresponding transmission path of the original data in the SOC chip can be determined according to actual needs, and the flexibility and the safety of data processing are improved; in addition, the original data carries interactive identification information, so that the original data can be identified through the interactive identification information in the subsequent data processing process, the processed mode of the original data can be determined more quickly and accurately, the data processing efficiency is further improved, and a post-processing module in the data processing module can still realize the data processing function under the condition that the original data are directly transmitted into the data processing module.
Drawings
FIG. 1 is a schematic diagram of a component structure of an SOC chip;
FIG. 2 is a schematic diagram of a component structure of an embodiment of an SOC chip according to the present invention;
FIG. 3 is a flowchart illustrating an embodiment of a data processing method applied to an SOC chip according to the present invention.
Detailed Description
As known from the background art, in the current terminal node device of the internet of things, the core is "SOC (System on Chip) Chip + sensor". Where SOC chips typically integrate a processor, a data processing module, and memory (or off-chip memory control interface).
Fig. 1 is a schematic diagram of a structure of an SOC chip.
Referring to fig. 1, the SOC chip 10 includes: peripheral interface 11, data bus 12, processor 13, system control module 14, and off-chip memory control interface 15; wherein the peripheral interface 11 is configured to couple to a peripheral device, and the data bus 12 is coupled to the peripheral interface 11, the processor 13, the system control module 14, and the off-chip memory control interface 15, respectively.
The data of the peripheral device interface 11, the processor 13, the system control module 14 and the off-chip memory control interface 15 are all transmitted through the data bus 12, and the scheduling of data processing needs to be completed through the processor 13.
However, when data processing is executed using the current SOC chip 10, there are mainly the following problems: 1) when data interaction is performed between peripheral devices, data all need to be forwarded and processed by the processor 13, and data interaction between the peripheral devices can be completed only by scheduling of the processor 13, so that the data interaction speed between the peripheral devices is low, unstable interaction data may also occur due to abnormal processing of the processor 13, and a single transmission path of original data sent by the peripheral devices is caused, and accordingly, the problem of poor flexibility of data processing operation exists; 2) in the process of data interaction among the peripheral devices, a plurality of peripheral devices simultaneously interact data, and when the data are sent to the processor 13 to be processed at the same time, the processor 13 needs to arbitrate the data and process the data according to the priority of the data, so that the data with high priority always occupy the data bus 12, and other data cannot be processed; 3) since all data interaction must be scheduled by the processor 13, and the processor 13 can also acquire the original data of the user, once the processor 13 is broken, the original data is at risk of being leaked or tampered, so that the requirement on the privacy of the data cannot be met, and the protection performance of the original data is poor.
In order to solve the technical problem, an embodiment of the present invention provides an SOC chip, including: the peripheral equipment interface module is used for acquiring original data sent by peripheral equipment; the data processing module comprises a preprocessing module and a post-processing module, and the preprocessing module is used for preprocessing the original data to enable the original data to carry interactive identification information; and the post-stage processing module is used for carrying out corresponding data processing on the original data according to the interactive identification information.
The embodiment of the invention provides an SOC (system on chip), which comprises a data processing module, wherein the data processing module comprises a preprocessing module and a post-processing module, the preprocessing module is used for preprocessing the original data to enable the original data to carry interactive identification information, and the post-processing module is used for carrying out corresponding data processing on the original data according to the interactive identification information; compared with the traditional SOC chip, the scheme adds the data processing module in the SOC chip, so that the original data can be processed through the data processing module, the limitation that the original data in the traditional SOC chip is directly transmitted to the processor for processing can be improved, the corresponding transmission path of the original data in the SOC chip can be determined according to actual needs, and the flexibility and the safety of data processing are improved; in addition, the original data carries interactive identification information, so that the original data can be identified through the interactive identification information in the subsequent data processing process, the processed mode of the original data can be determined more quickly and accurately, and the data processing efficiency is improved.
In order to make the aforementioned objects, features and advantages of the embodiments of the present invention comprehensible, specific embodiments accompanied with figures are described in detail below.
Fig. 2 is a schematic diagram of a composition structure of an SOC chip according to an embodiment of the present invention.
The SOC chip 20 includes: a peripheral device interface module 21, configured to obtain original data sent by a peripheral device; the data processing module 24 includes a preprocessing module 241 and a post-processing module 242, where the preprocessing module 241 is configured to preprocess the original data, so that the original data carries interactive identification information; the post-processing module 242 is configured to perform corresponding data processing on the original data according to the interaction identification information.
In this embodiment, the SOC chip 20 refers to an entire chip.
The peripheral interface module 21 is used for coupling with peripheral devices so that the SOC chip 20 can perform data interaction with the peripheral devices. For example, the peripheral device interface module 21 may obtain original data sent by the peripheral device, or may return the processed data to the peripheral device through the peripheral device interface module 21 after performing corresponding data processing on the original data.
In this embodiment, the peripheral device interface module 21 includes a plurality of peripheral device interfaces 211. The peripheral interface 211 is a peripheral interface of the SOC chip 20, and the peripheral interface 211 is configured to couple with a corresponding peripheral.
The interface type of the peripheral device interface 211 is set according to actual needs. As an example, the Peripheral device Interface 211 may include one or more of a Universal Asynchronous Receiver/Transmitter (UART) Interface, an Inter-Integrated Circuit (I2C) Interface, a Serial Peripheral Interface (SPI), a General Purpose Input/Output (GPIO) Interface, an Integrated Circuit embedded Audio Bus (I2S) Interface, a Serial Audio Interface (SAI), a Universal Serial Bus (USB) Interface, an Ethernet Interface (Ethernet), and a Controller Area Network (CAN).
The number of the peripheral device interfaces 211 is set according to actual needs, and the number of the peripheral device interfaces 211 may be one or more. For example, as shown in fig. 2, taking the example that the peripheral device interface module 21 includes N peripheral device interfaces 211, the peripheral device interfaces 211 are peripheral device interfaces 1 and … …, and a peripheral device interface N, respectively.
In this embodiment, the SOC chip 20 further includes a data processing module 24, a processor 23, and a bus interconnection matrix 22.
The data processing module 24 includes a plurality of functional types of modules so that the raw data is subjected to data processing by the designated modules.
In this embodiment, the data processing module 24 is a hardware module, that is, the data processing module 24 implements its functions in a hardware manner. Compared with a software module, the hardware module is adopted, so that the efficiency of data processing is improved; moreover, the hardware module is adopted, so that the risks of tampering and leakage of the original data are reduced, and the safety of data processing is improved.
In this embodiment, the peripheral device interface module 21 is further coupled to the data processing module 24, so that a peripheral device can implement data interaction with the data processing module 24 through each peripheral device interface 211 in the peripheral device interface module 21.
In this embodiment, by adding the data processing module 24 to the SOC chip 20, a data transmission channel between the peripheral device interface module 21 and the data processing module 24 is added, so that the peripheral device interface module 21 and the data processing module 24 can directly perform data interaction, so that the raw data can be processed by the data processing module 24, without forwarding the data through the processor 23, so that the limitation of directly transmitting the original data to the processor for processing in the conventional SOC chip can be improved, the corresponding transmission path of the original data in the SOC chip 20 can be determined according to actual needs, therefore, the flexibility of data processing is improved, the risks of data tampering and leakage caused by the fact that the processor 23 firstly obtains original data can be avoided, and the safety of data processing is improved; in addition, the raw data can be processed by the data processing module 24, which is also beneficial to improving the efficiency of data processing (e.g., the efficiency of data transmission).
In particular, the peripheral interface module 21 is coupled to the data processing module 24 via a predetermined first internal bus IB 1. Accordingly, the raw data may be sequentially sent to the data processing module 24 through the peripheral device interface module 21 and the first internal bus IB1, and the data processing module 24 may also sequentially return the processing result corresponding to the raw data to the peripheral device through the first internal bus IB1 and the peripheral device interface module 21.
In this embodiment, the first internal bus IB1 may be a data transmission bus established by using different standards, such as a Direct Memory Access (DMA) bus, and may be specifically selected according to actual needs.
In this embodiment, the SOC chip 20 is adapted to the blockchain technology, and therefore, the data processing module 24 is a blockchain processing module, so that when the SOC chip 20 is applied, the corresponding network layer has a blockchain layer.
By adopting the block chain technology, the privacy security of data is guaranteed by using the encryption technology in the block chain on a basic network, and the expandability and the reliability of the network are guaranteed by using a processing mode of decentralized block chain. Accordingly, the block chain technology has a high requirement on the security of data, and therefore, in this embodiment, the data processing module 24 can be used for implementing data processing without forwarding data through the processor 23, and the risk of data tampering and leakage caused by the processor 23 acquiring the original data first can be avoided, so that the security of data processing is improved, and the requirement on the security of data in the block chain technology is further met.
Specifically, the SOC chip 20 is applicable to the internet of things based on the block chain. A blockchain is a shared distributed ledger that can record the transaction process in a business network in a safer, simpler, and transparent manner to all members. By adopting the block chain technology, the encryption technology in the block chain and the non-tamper property of the transaction record in the block chain are utilized on the basic network, thereby providing guarantee for the privacy safety of the data.
In this embodiment, the peripheral device interface module 21 is further coupled to the processor 23, so that the peripheral device interface module 21 can implement data interaction with the processor 23.
In this embodiment, the SOC chip 20 further includes a bus interconnection matrix 22, the bus interconnection matrix 22 is used as a data communication bus between each component module in the SOC chip 20, and the bus interconnection matrix 22 may be used for communication between the peripheral device interface module 21 and the processor 23, that is, the peripheral device interface module 21 and the processor 23 are coupled through the bus interconnection matrix 22.
Specifically, a second internal bus IB2 is further disposed between the peripheral device interface module 21 and the bus interconnection matrix 22, and a third internal bus IB3 is disposed between the bus interconnection matrix 22 and the processor 23, so that data interaction between the peripheral device interface module 21 and the processor 23 can be achieved through the second internal bus IB2, the bus interconnection matrix 24 and the third internal bus IB 3.
For specific description of the second internal bus IB2 and the third internal bus IB3, reference may be made to the description of the first internal bus IB1, which is not described herein again.
In this embodiment, the processor 23 is further coupled to the data processing module 24, so that data interaction between the processor 23 and the data processing module 24 can be realized.
In this embodiment, the bus interconnection matrix 22 is further coupled to the data processing module 24, so as to couple the processor 23 and the data processing module 24. Specifically, a fourth internal bus IB4 is disposed between the bus interconnection matrix 22 and the data processing module 24, and a third internal bus IB3 is disposed between the bus interconnection matrix 22 and the processor 24, so that data interaction between the processor 23 and the data processing module 24 is performed through the bus interconnection matrix 22, the fourth internal bus IB4 and the third internal bus IB 3. For the specific description of the fourth internal bus IB4, reference may be made to the foregoing description of the first internal bus IB1, and details are not repeated here.
The processor 23 is used for processing data transmitted from the bus interconnect matrix 22.
To sum up, the bus interconnection matrix 22 is coupled to the data processing module 24, the processor 23 and the peripheral device interface module 21, respectively, and is configured to forward data between the data processing module 24 and the processor 23 and between the processor 23 and the peripheral device interface module 21.
In this embodiment, the SOC chip 20 further includes a configuration module 25, and the configuration module 25 is configured to configure a transmission path of the raw data in the SOC chip 20.
The configuration module 25 is configured with information of a transmission path of the original data in the SOC chip 20, so that when the SOC chip 20 receives the original data sent by the peripheral device, the received original data can be processed by using a corresponding transmission path according to the transmission path configuration information in the configuration module 25.
In this embodiment, the transmission path includes at least two of a first transmission path including from the peripheral device interface module 21 to the data processing module 24, a second transmission path including from the peripheral device interface module 21 to the data processing module 24 to the processor 23, a third transmission path including from the peripheral device interface module 21 to the data processing module 24 to the processor 23 to the data processing module 24, and a fourth transmission path including from the peripheral device interface module 21 to the processor 23 to the data processing module 24 to the processor 23.
The first transmission path includes from peripheral interface module 21 to data processing module 24. Specifically, the raw data received by the peripheral device interface module 21 is sent to the data processing module 24 through the first internal bus IB1, and after the data processing module 24 performs corresponding processing on the received raw data, the corresponding processing result is directly returned to the peripheral device through the peripheral device interface module 21.
A second transmission path includes from the peripheral interface module 21 to the data processing module 24 to the processor 23. Specifically, the original data received by the peripheral device interface module 21 is first sent to the data processing module 24 through the first internal bus IB1 for processing, the data processing module 24 performs corresponding processing on the original data, sends a corresponding processing result to the bus interconnection matrix 22 through the fourth internal bus IB4, transmits the processing result to the processor 23 through the bus interconnection matrix 22 and the third internal bus IB3, the processor 23 receives the processing result and writes the processing result into the peripheral device through the third internal bus IB3 and the bus interconnection matrix 22 and the peripheral device interface module 21 in sequence, or the processor 23 sends the processing result through the third internal bus IB3, the bus interconnection matrix 22 and the fifth internal bus IB5 in sequence to the memory 25 for storage, and then through the third internal bus IB3, the bus interconnection matrix 22, the third internal bus IB3, the bus interconnection matrix 22 in sequence, Second internal bus IB2 and peripheral interface module 21 write to the peripheral.
The third transmission path includes from peripheral interface module 21 to data processing module 24 to processor 23 to data processing module 24. Specifically, when the peripheral interface module 21 receives raw data sent by a peripheral, the peripheral interface module 21 sequentially transmits the raw data to the data processing module 24 through the first internal bus IB1, the data processing module 24 processes the received raw data and transmits corresponding data processing results to the processor 23 sequentially through the fourth internal bus IB4, the bus interconnection matrix 22 and the third internal bus IB3, the processor 23 receives corresponding data processing results and further processes the received data processing results, and sends the further processing results to the data processing module 24 sequentially through the third internal bus IB3, the bus interconnection matrix 22 and the fourth internal bus IB4, the data processing module 24 processes the received further processing results again to obtain final processing results, and sends the final processing results to the peripheral interface module 21 through the first internal bus IB1, thereby writing to the peripheral.
The fourth transmission path includes from peripheral interface module 21 to processor 23 to data processing module 24 to processor 23. Specifically, when the peripheral device interface module 21 receives raw data to be processed sent by a peripheral device, the peripheral device interface module 21 sequentially transmits the raw data to the processor 23 through the second internal bus IB2, the bus interconnection matrix 22 and the third internal bus IB3, the processor 23 transmits the raw data to the data processing module 24 sequentially through the third internal bus IB3, the bus interconnection matrix 22 and the fourth internal bus IB4, the data processing module 24 performs corresponding processing on the raw data, transmits corresponding processing results to the processor 23 sequentially through the fourth internal bus IB4, the bus interconnection matrix 22 and the third internal bus IB4, the processor 23 receives the processing results, and sends the processing results to the peripheral device interface module 21 sequentially through the third internal bus IB3, the bus interconnection matrix 22 and the second internal bus IB2, thus, the peripheral device is written in, or the processor 23 sends the processing result to the memory 25 through the third internal bus IB3, the bus interconnection matrix 22 and the fifth internal bus IB5 in sequence, stores the processing result, and then writes the processing result into the peripheral device through the third internal bus IB3, the bus interconnection matrix 22, the second internal bus IB2 and the peripheral device interface module 21 in sequence.
In the above four transmission paths, compared with the fourth transmission path, when the first transmission path, the second transmission path and the third transmission path process the original data, the original data received by the peripheral device interface module 21 is first sent to the data processing module 24 for corresponding processing, and compared with a scheme of directly transmitting the original data to the processor 23, a risk that the original data is tampered or leaked due to primary processing or forwarding performed by the processor 23 can be avoided, so that the security of the data can be improved.
In the present embodiment, the SOC chip 20 includes a plurality of transmission paths. Compared with the conventional SOC chip, the present embodiment adds data transmission channels (i.e., the first transmission path, the second transmission path, and the third transmission path) between the peripheral device interface module 21 and the data processing module 24, so that data interaction between the peripheral device interface module 21 and the data processing module 24 can be directly performed.
It should be noted that the transmission path of the original data configured in the configuration module 25 can be configured according to actual needs. As an example, the transmission path configured in the configuration module 25 is related to security level information of the original data. Specifically, the security level of the original data corresponding to the first transmission path, the second transmission path, and the third transmission path is higher than the security level of the original data corresponding to the fourth transmission path.
In this embodiment, when the original data sent by the peripheral device has a higher security level, the transmission path configured by the configuration module 25 is the first transmission path, the second transmission path, or the third transmission path.
The original data is firstly sent from the peripheral device interface module 21 to the data processing module 24 for processing, and then sent to the processor 23 according to actual needs or directly returned to the peripheral device through the peripheral device interface module 21, so that the data received by the processor 23 is the data processed by the data processing module 24, the risk of tampering and leakage of the data caused by directly transmitting the data from the peripheral device interface module 21 to the processor 23 can be effectively avoided, and the security of the data can be improved.
As an example, when the peripheral device interface module 21 receives raw data sent by a peripheral device and the raw data is sensitive data, the data processing module 24 directly obtains the raw data through the peripheral device interface module 21, performs corresponding processing on the raw data, and directly returns a corresponding processing result to the peripheral device through the peripheral device interface module 21.
As another example, when the peripheral interface module 21 receives original data sent by a peripheral and the original data is non-sensitive data, the processor 23 first reads the original data through the bus interconnection matrix 22 and temporarily stores the original data in its own cache; then, the processor 23 fetches the original data from its own buffer and sends the original data to the data processing module 24 through the bus interconnection matrix 22 for corresponding data processing. After the data processing module 24 completes corresponding data processing, the processor 23 reads the processed data back to its own cache through the bus interconnection matrix 22, and finally sends the processed data to other modules (for example, to a memory for storage) through the bus interconnection matrix 22 according to requirements and/or writes the processed data into peripheral devices through the bus interconnection matrix 22 and the peripheral device interface module 21.
In this embodiment, the configuration module 25 includes a One Time Programmable (OTP) module. The information of the transmission path of the original data in the SOC chip 20 may be stored in the OTP module by burning according to a predefined chip application scenario before the SOC chip leaves the factory.
In this embodiment, the configuration module 25 is configured to configure the peripheral interface 211, and determine a transmission path of the original data in the SOC chip 20 through the peripheral interface 211. Specifically, by configuring the peripheral device interface 211, a preset corresponding relationship is provided between the peripheral device interface 211 and a corresponding transmission path of the original data in the SOC chip 20.
Here, the correspondence relationship refers to: the transmission path of the raw data within the SOC chip 20 is determined through the peripheral interface 211. That is, the configuration module 25 designates a specific peripheral interface 21, and the raw data acquired by the specific peripheral interface 21 is transmitted according to a specific transmission path, that is, after the raw data is input to the SOC chip 20 via the specific peripheral interface 21, the transmission path of the raw data is determined. For example, the configuration module 25 configures the peripheral device interface 211, and specifies a specific peripheral device interface 211 to obtain the original data corresponding to the first transmission path, the second transmission path, the third transmission path, and the fourth transmission path, respectively.
In this embodiment, the data processing module 24 includes a preprocessing module 241 and a post-processing module 242, where the preprocessing module 241 is configured to preprocess the original data to enable the original data to carry interactive identification information, and the post-processing module 242 is configured to perform corresponding data processing on the original data according to the interactive identification information. The post-processing module 242 refers to the remaining processing modules of the data processing module 24 except for the pre-processing module 241.
One or more modules are typically included in the post-stage processing module 242. In this embodiment, the post-processing module 242 includes one or more of a data forwarding module, a data encryption module, and a data caching module.
The mutual identification information is used to indicate a processed mode of the original data, and the post-processing module 242 is used to perform data processing on the original data according to the processed mode indicated by the mutual identification information. That is, the post-processing module 242 for performing corresponding data processing on the original data according to the interaction identification information has a function of implementing the processed manner. Specifically, according to the processed manner indicated by the interaction identification information, the module in the post-processing module 242 that can implement the processed manner performs data processing on the raw data. For example, the interaction identification information is used to indicate that the original data needs to be encrypted, the post-processing module 242 includes a data encryption module, and accordingly, the data encryption module in the post-processing module 242 identifies the original data that needs to be encrypted according to the interaction identification information and encrypts the original data.
As an example, the interactive identification information of the original data a includes a plurality of valid tags, where the valid tags are a priority field, a security information field, and a direction field, respectively, and among the valid tags, the priority of the priority field is the highest, and the priority of the direction field is the lowest. Therefore, when there are other data that have been preprocessed in the data processing module 24 and the priority of the original data a is higher than that of other data, the post-processing module 242 preferentially processes the original data a and the priority of the security information field of the original data a is higher than that of the direction field, so that the encryption module in the post-processing module 242 first identifies the security information field and encrypts the original data a, and then identifies the direction field and forwards the original data a through the data forwarding module in the post-processing module 242.
Before performing corresponding data processing on original data, the preprocessing module 241 performs preprocessing on the original data to make the original data carry interactive identification information, therefore, when the original data carrying the mutual identification information is subsequently forwarded to the post-processing module 242 for data processing, so that the raw data can be recognized by the post-processing module 242 through the interactive recognition information, so that the post-processing module 242 can determine the processed mode of the original data more quickly and accurately and perform corresponding processing, thereby improving the efficiency of data processing, and, in the case where the raw data is not passed into the processor 23, but is passed directly into the data processing module 24, so that the post-processing module 242 in the data processing module 24 can still realize the processing function for the data.
In this embodiment, the peripheral device interface module 21 is specifically coupled to the preprocessing module 241 in the data processing module 24, so that the peripheral device can implement data interaction between the peripheral device interface module 21 and the preprocessing module 241, and thus the raw data is preprocessed by the preprocessing module 241.
In this embodiment, the pre-processing module 241 and the post-processing module 242 are integrated into the same data processing module 24, and the data processing module 24 is a hardware module to implement the functions of the pre-processing module 241 and the post-processing module 242 in a hardware manner.
In this embodiment, the preprocessing module is configured to preprocess the original data corresponding to the first transmission path, the second transmission path, and the third transmission path, so that a post-processing module 242 in the data processing module 24 can be used to perform corresponding data processing on the original data.
Since the original data carries the interactive identification information, even if the data processing module 24 is a hardware module, the post-processing module 242 can perform corresponding data processing on the original data according to the interactive identification information. For example, the post-processing module 242 generally has a parsing packet, and parses the interaction identification information through the parsing packet, so as to determine the relevant processing manner in which data is identified, processed or forwarded by identifying the content in the interaction identification information.
As an example, the preprocessing module 241 is a Tag (Tag) processing module, and the way for preprocessing the raw data by the preprocessing module 241 includes: and adding a label to the original data, and packaging the original data and the label, wherein the content of the label is the interactive identification information.
By adding the label to the original data, the content of the label is the interactive identification information, so that the original data carries the interactive identification information. By encapsulating the original data and the tag, the tag and the original data can be sent to other modules such as the post-processing module 242 during subsequent data transmission.
Specifically, the configuration module 25 includes a tag library 251, the tag library 251 has a plurality of tags, and the configuration module 25 is configured to configure enabling information for tag selection corresponding to the original data; correspondingly, the preprocessing module 24 is configured to select a tag required by the original data from the multiple tags in the tag library 251 according to the enabling information, and add the selected tag to the original data.
The tag library 251 has a plurality of tags, so that a required tag can be selected from the tag library 251 as an effective tag according to actual needs, the flexibility of preprocessing the original data is high, and the efficiency of preprocessing is improved.
The tag library 251 contains various tags, so the configuration module 25 configures the enable value of each tag according to actual needs, and the enable values of the tags constitute enable information. Specifically, for any label, when the enable value is "1", it indicates that the label is a selected valid label for being used as a part of the interactive identification information of the original data, and when the enable value is "0", it indicates that the label is an invalid label.
Correspondingly, the preprocessing module 24 adds the selected tag to the original data according to the enabling information configured by the configuration module 25, so as to add the required tag to the original data according to different application scenarios. It is understood that different enabling information can be configured for the same peripheral device interface 211 in different application scenarios, so that the tag added to the original data is different.
In this embodiment, the interactive identification information is a domain, that is, the content of the tag is a domain. In this embodiment, the domain includes one or more of a priority domain, a security information domain, a direction domain, and a positioning domain according to the function type of the domain.
The priority field is used for determining the priority of the original data in the data processing process, and the higher the priority of the data is, the data is processed preferentially. For example, when data is subject to congestion due to bandwidth processing, data with a high priority may be sent to other modules for further processing when congestion is encountered, and other data with a low priority may be buffered in the buffer area of the data processing module 24 first.
The security information field is used to represent security level information of the original data, so that the post-processing module 242 can identify the security level of the original data and perform corresponding processing. For example, the post-processing module 242 includes a data encryption module, and when the security information field indicates that the security level of the original data is high and encryption processing is required, the data encryption module receives the original data and encrypts the original data.
In this embodiment, the security information field includes one or more of an encryption enabled field, an encryption algorithm type field, and an encryption key field.
The encryption enable field is used to decide whether the original data needs to be encrypted. That is to say, when the encryption enabling field indicates that the original data needs to be encrypted, the data encryption module in the post-processing module 242 receives the original data and encrypts the original data, encrypts the original data into a ciphertext, and then transmits the ciphertext to the original data, and when the encryption enabling field indicates that the original data does not need to be encrypted, the data encryption module does not encrypt the original data, and then transmits the plaintext to the original data.
The encryption algorithm type field is used for representing an algorithm for realizing encryption, the encryption key field is used for representing an encryption key, and the encryption algorithm type field and the encryption key field are used for representing encryption algorithm parameters for encrypting original data needing to be encrypted. Therefore, a data encryption module (e.g., a data encryption module such as a hardware encryption engine) in the post-processing module 242 can encrypt the original data according to the algorithm parameters to ensure that the data is a ciphertext transmission throughout the blockchain transmission, thereby preventing the data from being tampered or verified.
The direction domain is used for representing the source or forwarding direction of the original data so as to perform corresponding processing on the data by using the direction domain in the following. For example, the data forwarding module in the post-processing module 242 identifies the data according to the source and forwards the data to the corresponding peripheral device according to the forwarding direction.
In this embodiment, the direction domain includes one or both of a routing control domain and a routing ID domain.
The control domain is used for determining the forwarding direction of the preprocessed data. For example, it is used to determine whether the data is forwarded to the processor 23 for further processing, or forwarded to another external chip through the peripheral device interface module 21 or uploaded to the cloud of the block chain through another network communication interface included in the chip. Wherein, the network communication interface comprises WIFI (wireless), BLE (Bluetooth) or ETH (internet access) and the like. Accordingly, the data forwarding module in the post-processing module 242 forwards the data according to the forwarding direction.
The route ID field is used for indicating which peripheral device the original data comes from or to which peripheral device the route needs to be forwarded, so that the end-to-end interaction function of the data is realized.
The positioning domain is used for tracing the source information of the original data. Wherein the source information includes log information.
In this embodiment, the location field includes one or more of a chip ID field, a location field, and a timestamp field.
The chip ID field is used to indicate from which block chain the original data is, i.e. to indicate the block header information of the corresponding block chain.
The location field is used for recording the geographic location of the data, and the time stamp field is used for recording the time when the original data is generated or sent so as to meet the requirements of specific applications.
In this embodiment, the plurality of tags have a preset sequence, and the preset sequence is used to indicate the priority of the plurality of tags, so that after the selected tags are added to the original data through the enabling information, each tag in the interactive identification information also conforms to the preset sequence. And each label in the interactive identification information has a preset sequence, so that corresponding data processing is sequentially performed on the original data according to the priority sequence of each label.
For example, when a plurality of tags are added to original data and the priority of the encryption enabled domain is higher than that of other domains, it is determined preferentially whether the original data needs to be encrypted, and after it is determined that the original data needs to be encrypted, the original data is encrypted by using the data encryption module in the post-processing module 242, and then the encrypted data is correspondingly processed (for example, the encrypted data is forwarded) by using other modules in the post-processing module 242 according to information of other domains.
It should be noted that, as an example, part of the tags are configured by the configuration module 25. For example, the priority field, the control field, the encryption enable field, the encryption algorithm type field, the encryption key field, and the chip ID field are configured by the configuration module 25. In other embodiments, all tags may be configured by the configuration module according to actual requirements.
In this embodiment, the peripheral device interface module 21, the data processing module 24 (including the preprocessing module 241), the bus interconnection matrix 22, and the processor 23 are all processed inside the SOC chip, and the peripheral device interface module 21, the data processing module 24 (including the preprocessing module 241), the bus interconnection matrix 22, and the processor 23 are all processed by the configuration module 25.
The SOC chip 20 further includes a memory 25. After the corresponding data processing is performed on the original data, the memory 25 is used for storing the corresponding processing result. For example, according to actual requirements, the data in the processor 23 is sent to the memory 25 through the bus interconnection matrix 22 for storage.
In this embodiment, the memory 25 is coupled to the processor 23, so that data interaction between the memory 25 and the processor 23 is possible. In particular, the bus interconnect matrix 22 is also coupled to the memory 25, so that data interaction between the memory 25 and the processor 23 is possible. Specifically, a fifth internal bus IB5 is further disposed between the bus interconnection matrix 22 and the memory 25, and a third internal bus IB3 is disposed between the bus interconnection matrix 22 and the processor 23, so that data interaction between the memory 25 and the processor 23 is performed through the bus interconnection matrix 22, the fifth internal bus IB5 and the third internal bus IB 3. For a detailed description of the fifth internal bus IB5, reference may be made to the description of the first internal bus IB1, which is not repeated herein.
Correspondingly, the embodiment of the invention also provides a data processing method applied to the SOC chip. FIG. 3 is a flowchart illustrating an embodiment of a data processing method applied to an SOC chip according to the present invention.
Referring to fig. 3, the data processing method applied to the SOC chip according to the present embodiment includes the following basic steps:
step S1: acquiring original data sent by peripheral equipment;
step S2: preprocessing the original data to enable the original data to carry interactive identification information;
step S3: and carrying out corresponding data processing on the original data according to the interactive identification information.
Compared with the scheme that original data are processed by adopting a single transmission path (namely, the original data are transmitted to a processor to determine the interactive information of the original data) in the data processing method of the traditional SOC chip, the scheme has the advantages that the original data are enabled to carry the interactive identification information by preprocessing, so that the original data can be identified by the interactive identification information in the subsequent data processing process, the limitation that the original data are directly transmitted to the processor for processing in the traditional SOC chip can be improved, the corresponding transmission path of the original data in the SOC chip can be determined according to actual needs (for example, other data processing modules except the processor can be adopted for data processing in advance), and the flexibility and the safety of data processing are improved; in addition, since the original data carries the interactive identification information, the processed mode of the original data can be determined more quickly and accurately, so as to improve the efficiency of data processing, and in addition, the post-processing module 242 in the data processing module 24 can still realize the data processing function under the condition that the original data is directly transmitted into the data processing module 24.
The data processing method according to the present embodiment will be described in detail below with reference to the SOC chip 20 shown in fig. 2.
Referring to fig. 2 and fig. 3 in combination, step S1 is executed to obtain the original data sent by the peripheral device.
The raw data is used as an input of the SOC chip 20, so that the raw data is subsequently subjected to corresponding data processing within the SOC chip 20.
In this embodiment, the SOC chip 20 includes the peripheral device interface module 21, so in the step of acquiring the raw data sent by the peripheral device, the raw data sent by the peripheral device is acquired by using the peripheral device interface module 21 in the SOC chip 20. That is, the peripheral device sends raw data to be processed into the SOC chip 20 through the peripheral device interface module 21.
Specifically, the peripheral interface module 21 includes several peripheral interfaces 211, and the peripheral interfaces 211 are peripheral interfaces of the SOC chip 20. Accordingly, the SOC chip 20 obtains the original data sent by the peripheral device through the peripheral device interface 211 in the peripheral device interface module 21.
In this embodiment, the SOC chip 20 further includes a data processing module 24, a processor 23, and a bus interconnection matrix 22, so that the SOC chip 20 has a plurality of transmission paths, and thus one of the transmission paths can be selected according to actual needs to process the original data sent by the peripheral device, and further, the flexibility of data processing can be improved. Moreover, this enables data interaction between the peripheral device interface module 21 and the data processing module 24 directly without forwarding data through the processor 23, so that the risk of data tampering and leakage caused by the processor 23 first obtaining original data can be avoided, and the security, flexibility and efficiency (e.g., efficiency of data transmission) of data processing can be improved.
The data processing module 24 includes a plurality of functional types of modules so that the raw data is subjected to data processing by the designated modules. In this embodiment, the data processing module 24 is a hardware module, that is, the data processing module 24 implements its function in a hardware manner. Compared with a software module, the hardware module is adopted, so that the efficiency of data processing is improved; moreover, the hardware module is adopted, so that the risks of tampering and leakage of the original data are reduced, and the safety of data processing is improved.
In this embodiment, the SOC chip 20 is adapted to the blockchain technology, and therefore, the data processing module 24 is a blockchain processing module, so that when the SOC chip 20 is applied, the corresponding network layer has a blockchain layer. By adopting the block chain technology, the encryption technology in the block chain is utilized to provide guarantee for the privacy and the safety of data on a basic network, and the expandability and the reliability of the network are ensured by utilizing the processing mode of block chain decentralization. Accordingly, the requirement of the block chain technology on the security of the data is high, and therefore, in this embodiment, the data processing module 24 is used for implementing the data processing without forwarding the data through the processor 23 first, and the risk of tampering and leakage of the data caused by the processor 23 first obtaining the original data can be avoided, so that the security of the data processing is improved, and the requirement of the block chain technology on the security of the data is further met. Specifically, the SOC chip 20 is applicable to the internet of things based on the block chain. By adopting the block chain technology, the encryption technology in the block chain and the non-tamper property of the transaction records in the block chain are utilized on the basic network, thereby providing guarantee for the privacy security of the data.
In this embodiment, the data processing method further includes: the corresponding transmission path of the raw data within the SOC chip 20 is determined. And determining a corresponding transmission path of the original data in the SOC chip 20, and preparing for processing the original data by using the determined transmission path.
In this embodiment, the original data and the transmission path in the SOC chip 20 have a preset corresponding relationship, and when the SOC chip 20 receives the original data, the transmission path corresponding to the original data in the SOC chip 20 can be determined according to the corresponding relationship. By determining the corresponding transmission path of the original data in the SOC chip 20, when the SOC chip 20 receives the original data sent by the peripheral device, the received original data may be processed by using the corresponding transmission path according to the transmission path configuration information.
In this embodiment, the transmission path includes at least two of a first transmission path, a second transmission path, a third transmission path and a fourth transmission path, the first transmission path includes from the peripheral device interface module 21 to the data processing module 24, the second transmission path includes from the peripheral device interface module 21 to the data processing module 24 to the processor 23, the third transmission path includes from the peripheral device interface module 21 to the data processing module 24 to the processor 23 to the data processing module 24, and the fourth transmission path includes from the peripheral device interface module 21 to the processor 23 to the data processing module 24 to the processor 23. For specific descriptions of the first transmission path, the second transmission path, the third transmission path, and the fourth transmission path, reference may be made to the corresponding descriptions in the foregoing embodiments, and no further description is provided herein.
In the above four transmission paths, compared with the fourth transmission path, when the first transmission path, the second transmission path and the third transmission path process the original data, the original data received by the peripheral device interface module 21 is first sent to the data processing module 24 for corresponding processing, and compared with a scheme of directly transmitting the original data to the processor 23, a risk that the original data is tampered or leaked due to primary processing or forwarding performed by the processor 23 can be avoided, so that the security of the data can be improved.
In this embodiment, the step of determining the transmission path of the original data in the SOC chip 20 includes: the peripheral interface is configured such that the peripheral interface 211 and the original data have a preset correspondence relationship in the transmission path of the SOC chip 20. Here, the correspondence relationship refers to: the transmission path of the raw data within the SOC chip 20 is determined through the peripheral interface 211.
Specifically, when a specific peripheral interface 211 receives raw data sent by a corresponding peripheral, the SOC chip 20 processes the raw data by using a transmission path corresponding to the peripheral interface 211. Wherein, the corresponding relationship between the original data and the transmission path in the SOC chip 20 can be set according to actual needs.
As an example, in the step of determining a transmission path of the raw data corresponding to the SOC chip 20, the transmission path is related to the security level information of the raw data. Specifically, the security level of the original data corresponding to the first transmission path, the second transmission path and the third transmission path is higher than the security level of the original data corresponding to the fourth transmission path. In this embodiment, when the original data has a higher security level, the transmission path of the original data in the SOC chip 20 may be the first transmission path, the second transmission path, or the third transmission path. When the raw data has a lower security level, the transmission path of the raw data within the SOC chip 20 may be a fourth transmission path.
In this embodiment, the SOC chip 20 further includes a configuration module 25, and a transmission path of the raw data in the SOC chip 20 is configured by the configuration module 25 in the SOC chip 20.
Specifically, the peripheral device interface 211 is configured by the configuration module 25.
In the step of configuring the peripheral interface 211, a specific peripheral interface 21 is specified, and the raw data acquired by the specific peripheral interface 21 is transmitted according to a specific transmission path, that is, after the raw data is input to the SOC chip 20 through the specific peripheral interface 21, the transmission path of the raw data is determined. For example, the peripheral interface 211 is configured, and a specific peripheral interface 211 is specified to obtain the original data corresponding to the first transmission path, the second transmission path, and the third transmission path.
With continued reference to fig. 2 and fig. 3, step S2 is executed to preprocess the original data, so that the original data carries the mutual identification information.
Before the corresponding data processing is performed on the original data, preprocessing is performed firstly to enable the original data to carry interactive identification information, so that the original data can be identified through the interactive identification information in the subsequent data processing process, the limitation that the transmitted data are directly transmitted to a processor for processing in the traditional SOC chip can be improved, and the corresponding transmission path of the original data in the SOC chip can be determined according to actual needs (for example, other data processing modules except the processor can be adopted for data processing firstly), so that the flexibility and the safety of the data processing are improved; in addition, since the original data carries the interactive identification information, the processed mode of the original data can be determined more quickly and accurately, so as to improve the efficiency of data processing, and in addition, under the condition that the original data is firstly transmitted into the data processing module 24, the post-processing module 242 in the data processing module 24 can still realize the data processing function.
The interactive identification information is used for representing the processed mode of the original data, so that the original data can be conveniently subjected to data processing according to the processed mode represented by the interactive identification information.
In this embodiment, the raw data corresponding to the first transmission path, the second transmission path, and the third transmission path is preprocessed, so that the post-processing module 242 in the data processing module 24 can perform corresponding data processing on the raw data.
In this embodiment, the preprocessing module 241 is a Tag processing module, and the step of preprocessing the raw data includes: and adding a label to the original data, and packaging the original data and the label, wherein the content of the label is the interactive identification information. And adding a label to the original data, wherein the content of the label is the interactive identification information, so that the original data carries the interactive identification information. By encapsulating the original data and the tag, the tag and the original data can be sent to other modules such as the post-processing module 242 during subsequent data transmission.
Specifically, the data processing method further includes: providing a label library 251, wherein the label library 251 has a plurality of labels; and configuring enabling information which corresponds to the original data and is used for selecting the label. The step of tagging the original data comprises: and selecting a label required by the original data from various labels in the label library according to the enabling information, and adding the selected label to the original data.
In this embodiment, the configuration module 25 has the tag library 251, and the configuration module 25 configures the enabling information for tag selection corresponding to the original data.
The tag library 251 has a plurality of tags, so that a required tag can be selected from the tag library 251 as an effective tag according to actual needs, the flexibility of preprocessing the original data is high, and the efficiency of preprocessing is improved. The tag library 251 contains various tags, so after the configuration module 25 configures the enable value of each tag according to actual needs, the enable value of each tag constitutes the enable information. Specifically, for any label, when the enabling value is "1", it indicates that the label is a valid label selected to be used as a part of the interactive identification information of the original data, and when the enabling value is "0", it indicates that the label is an invalid label. Correspondingly, the preprocessing module 24 adds the selected tag to the original data according to the enabling information configured by the configuration module 25, so as to add the required tag to the original data according to different application scenarios. It is understood that different enabling information can be configured for the same peripheral device interface 211 in different application scenarios, so that the tag added to the original data is different.
In this embodiment, the interactive identification information is a domain, that is, the content of the tag is a domain. In this embodiment, the domain includes one or more of a priority domain, a security information domain, a direction domain, and a positioning domain according to the function type of the domain.
The priority field is used for determining the priority of the original data in the data processing process, and the higher the priority of the data is, the data is processed preferentially. For example, when congestion of data may occur due to bandwidth processing, data with high priority is preferentially sent to other modules for further processing when congestion is encountered, and other data with low priority may be buffered in the buffer area of the data processing module 24 first.
The security information field is used to identify the security level information of the original data, so that the post-processing module 242 can identify the security level of the original data and perform corresponding processing (e.g., performing encryption processing by using a data encryption module in the post-processing module 242). In this embodiment, the security information field includes one or more of an encryption enabled field, an encryption algorithm type field, and an encryption key field.
The encryption enable field is used to decide whether the original data needs to be encrypted. That is to say, when the encryption enabling field represents that the original data needs to be encrypted, the data encryption module in the post-processing module 242 is subsequently used to receive the original data and encrypt the original data, encrypt the original data into a ciphertext and transmit the ciphertext, and when the encryption enabling field represents that the original data does not need to be encrypted, the data encryption module is not subsequently used to encrypt the original data, and the subsequent original data needs to be transmitted in the plaintext.
The encryption algorithm type field is used for representing an algorithm for realizing encryption, the encryption key field is used for representing an encryption key, and the encryption algorithm type field and the encryption key field are used for representing encryption algorithm parameters for encrypting original data to be encrypted. Therefore, a data encryption module (e.g., a data encryption module such as a hardware encryption engine) in the post-processing module 242 can encrypt the original data according to these algorithm parameters to ensure that the data is ciphertext transmission throughout the entire blockchain transmission, so as to prevent the data from being tampered or verified.
The direction field is used for representing the source or forwarding direction of the original data, so that the data can be correspondingly processed by using the direction field in the following. For example, the data forwarding module in the post-processing module 242 identifies the data according to the source, and forwards the data to the corresponding peripheral device according to the forwarding direction. In this embodiment, the direction field includes one or both of a route control field and a route ID field.
The control domain is used for determining the forwarding direction of the preprocessed data. For example, it is determined whether the data is forwarded to the processor 23 for further processing, or forwarded to another external chip through the peripheral device interface module 21 or sent to the cloud of the block chain through another network communication interface included in the present chip. Wherein, the network communication interface comprises WIFI, BLE or ETH and the like. Accordingly, the data forwarding module in the post-processing module 242 forwards the data according to the forwarding direction.
The routing ID field is used for indicating which peripheral device the original data comes from or to which peripheral device the routing needs to be forwarded, so as to realize the end-to-end interaction function of the data. The positioning domain is used for tracing the source information of the original data. Wherein the source information includes log information.
In this embodiment, the location field includes one or more of a chip ID field, a location field, and a timestamp field. The chip ID field is used to indicate from which block chain the original data is, that is, to indicate the block header information of the corresponding block chain. The location field is used for recording the geographic location of the data, and the timestamp field is used for recording the time when the original data is generated or sent so as to meet the requirements of specific applications.
In this embodiment, in the tag library 251, the plurality of tags have a preset sequence, and the preset sequence is used to indicate the priority of the plurality of tags. Therefore, after the selected tags are added to the original data through the enabling information, each tag in the interactive identification information also conforms to the preset sequence. And each label in the interactive identification information has a preset sequence, so that corresponding data processing is sequentially carried out on the original data according to the priority sequence of each label. For example, when a plurality of tags are added to the original data and the priority of the encryption enabled domain is higher than that of other domains, it is determined preferentially whether the original data needs to be encrypted, and after it is determined that the original data needs to be encrypted, the original data is encrypted by using the data encryption module in the post-processing module 242, and then the encrypted data is correspondingly processed (for example, the encrypted data is forwarded) by using other modules in the post-processing module 242 according to the information of other domains.
It should be noted that, as an example, part of the tags are configured by the configuration module 25. For example, a priority field, a control field, an encryption enable field, an encryption algorithm type field, an encryption key field, and a chip ID field are configured by the configuration module 25. In other embodiments, all tags may be configured by the configuration module according to actual requirements.
With continuing reference to fig. 2 and fig. 3, step S3 is executed to perform corresponding data processing on the raw data according to the interaction identification information.
In this embodiment, the raw data is processed through the determined transmission path. In a specific implementation, after the transmission path corresponding to the original data is determined, the original data may be subjected to data processing by using the corresponding transmission path. Specifically, the post-stage processing module 242 is adopted, and performs corresponding data processing, such as data forwarding, data encryption, data caching, and the like, on the original data according to the interaction identification information.
The mutual identification information is used to indicate a processed mode of the original data, and the post-processing module 242 performs data processing on the original data according to the processed mode indicated by the mutual identification information. That is, the post-processing module 242 for performing corresponding data processing on the original data according to the interaction identification information has a function of implementing the processed manner. Specifically, the post-processing module 242 generally includes one or more modules, and according to the processed manner indicated by the interaction identification information, the module in the post-processing module 242 that can implement the processed manner performs data processing on the raw data.
For example, the mutual identification information of the original data a includes a plurality of valid tags, where the valid tags are a priority field, a security information field, and a direction field, respectively, and among the valid tags, the priority of the priority field is the highest, and the priority of the direction field is the lowest. Therefore, when there are other data that have been preprocessed in the data processing module 24 and the priority of the original data a is higher than that of other data, the post-processing module 242 preferentially processes the original data a and the priority of the security information field of the original data a is higher than that of the direction field, so that the encryption module in the post-processing module 242 first identifies the security information field and encrypts the original data a, and then identifies the direction field and forwards the original data a through the data forwarding module in the post-processing module 242.
As an example, after the raw data is preprocessed, the data may be forwarded to the peripheral device through a data forwarding module in the post-processing module 242. As another example, after the raw data is preprocessed, the raw data may be forwarded to the processor 23 for further processing through a data forwarding module in the post-processing module 242.
It should be noted that, in the process of performing corresponding data processing, the mutual identification information of the original data can be identified, so that the post-processing module 242 performs corresponding data processing according to the mutual identification information.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (14)

1. A data processing method applied to an SOC chip is characterized by comprising the following steps:
acquiring original data sent by peripheral equipment;
preprocessing the original data to enable the original data to carry interactive identification information;
and carrying out corresponding data processing on the original data according to the interactive identification information.
2. The data processing method applied to the SOC chip as set forth in claim 1, wherein the step of preprocessing the raw data includes: and adding a label to the original data, and packaging the original data and the label, wherein the content of the label is the interactive identification information.
3. The data processing method applied to the SOC chip according to claim 2, wherein the data processing method further comprises: providing a label library, wherein the label library has a plurality of labels; configuring enabling information which corresponds to the original data and is used for selecting the label;
the step of tagging the original data comprises: and selecting a label required by the original data from various labels in the label library according to the enabling information, and adding the selected label to the original data.
4. The data processing method applied to the SOC chip according to claim 3, wherein in the step of providing the tag library, the plurality of kinds of tags have a preset order in the tag library, and the preset order is used to indicate the priority of the plurality of kinds of tags.
5. The data processing method applied to the SOC chip according to claim 1, wherein the SOC chip includes a peripheral device interface module, a data processing module, and a processor;
before preprocessing the raw data, the method further comprises: determining corresponding transmission paths of the original data in the SOC chip, wherein the transmission paths comprise at least two of a first transmission path, a second transmission path, a third transmission path and a fourth transmission path, the first transmission path comprises at least two of the first transmission path, the second transmission path and the fourth transmission path, the first transmission path comprises at least two of the first transmission path, the second transmission path comprises at least two of the first transmission path, the second transmission path and the fourth transmission path, the first transmission path comprises at least two of the first transmission path, the second transmission path, the third transmission path and the fourth transmission path, the first transmission path comprises at least two of the first transmission path, the second transmission path, the third transmission path, the fourth transmission path comprises at least two of the first transmission path, the second transmission path, the third transmission path comprises at least two of the first transmission path, the second transmission path, the fourth transmission path comprises at least two transmission paths, and the first transmission path, the peripheral interface module to the data processing module to the processor, the third transmission path, the peripheral interface module to the processor, the third transmission path, the peripheral interface module to the processor, the third transmission path, the processor, the peripheral interface module to the processor, the peripheral interface module to the processor, the third transmission path, the peripheral interface module to the processor, the third transmission path, the processor, the peripheral interface module, the processor, the peripheral interface module to the processor, the peripheral interface module, the processor, the third transmission path, the peripheral interface module, the processor, the peripheral interface module, the processor, the fourth transmission path, the processor, the fourth transmission path, the processor, the peripheral interface module, the processor, the;
and preprocessing the original data corresponding to the first transmission path, the second transmission path and the third transmission path.
6. The data processing method applied to the SOC chip according to claim 1, wherein the interaction identification information is a domain, and the domain includes one or more of a priority domain, a security information domain, a direction domain, and a positioning domain.
7. The data processing method applied to the SOC chip of claim 6, wherein the security information field includes one or more of an encryption enable field, an encryption algorithm type field, and an encryption key field, the direction field includes one or both of a routing control field and a routing ID field, and the location field includes one or more of a chip ID field, a location field, and a time stamp field.
8. An SOC chip, comprising:
the peripheral equipment interface module is used for acquiring original data sent by peripheral equipment;
the data processing module comprises a preprocessing module and a post-processing module, and the preprocessing module is used for preprocessing the original data to enable the original data to carry interactive identification information; and the post-processing module is used for carrying out corresponding data processing on the original data according to the interactive identification information.
9. The SOC chip of claim 8, wherein the pre-processing module is configured to tag the original data and package the original data and the tag, and wherein the content of the tag is the interactive identification information.
10. The SOC chip of claim 9, wherein the SOC chip further comprises a configuration module, the configuration module comprising a tag library having a plurality of tags therein;
the configuration module is used for configuring enabling information which corresponds to the original data and is used for selecting the label;
the preprocessing module is used for selecting the labels required by the original data from the various labels in the label library according to the enabling information and adding the selected labels to the original data.
11. The SOC chip of claim 10, wherein the plurality of tags have a preset ordering in the tag library, the preset ordering indicating a priority of the plurality of tags.
12. The SOC chip of claim 8, wherein the SOC chip further comprises a configuration module and a processor, the configuration module configured to configure corresponding transmission paths of the raw data within the SOC chip, wherein the transmission paths include at least two of a first transmission path, a second transmission path, a third transmission path, and a fourth transmission path, the first transmission path including from the peripheral device interface module to the data processing module, the second transmission path including from the peripheral device interface module to the data processing module to the processor; the third transmission path includes from the peripheral interface module to the data processing module to the processor to the data processing module, the fourth transmission path includes from the peripheral interface module to the processor to the data processing module to the processor;
the preprocessing module is used for preprocessing the original data corresponding to the first transmission path, the second transmission path and the third transmission path.
13. The SOC chip of claim 8, wherein the interaction identification information is a domain, the domain comprising one or more of a priority domain, a security information domain, a direction domain, and a positioning domain.
14. The SOC chip of claim 13, wherein the security information field comprises one or more of an encryption enable field, an encryption algorithm type field, and an encryption key field, the direction field comprises one or both of a routing control field and a routing ID field, and the location field comprises one or more of a chip ID field, a location field, and a time stamp field.
CN202110333799.6A 2021-03-29 2021-03-29 SOC chip and data processing method applied to SOC chip Pending CN115130145A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110333799.6A CN115130145A (en) 2021-03-29 2021-03-29 SOC chip and data processing method applied to SOC chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110333799.6A CN115130145A (en) 2021-03-29 2021-03-29 SOC chip and data processing method applied to SOC chip

Publications (1)

Publication Number Publication Date
CN115130145A true CN115130145A (en) 2022-09-30

Family

ID=83375190

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110333799.6A Pending CN115130145A (en) 2021-03-29 2021-03-29 SOC chip and data processing method applied to SOC chip

Country Status (1)

Country Link
CN (1) CN115130145A (en)

Similar Documents

Publication Publication Date Title
JP4773398B2 (en) Method for routing incoming and outgoing data in an NFC chipset
US9258305B2 (en) Authentication method, transfer apparatus, and authentication server
CN105939239B (en) Data transmission method and device of virtual network card
US9342629B2 (en) Content searching chip based protocol conversion
CN108173769B (en) Message transmission method and device and computer readable storage medium
CN113287329B (en) Data transmission method and device
CN104038505A (en) Method and device for preventing IPSec (internet protocol security) replaying
CN110620762A (en) RDMA (remote direct memory Access) -based data transmission method, network card, server and medium
CN113498596A (en) PCIe-based data transmission method and device
CN115102780A (en) Data transmission method, related device, system and computer readable storage medium
CN113986969A (en) Data processing method and device, electronic equipment and storage medium
CN109714337B (en) Data encryption transmission method and equipment
CN115130145A (en) SOC chip and data processing method applied to SOC chip
CN114915499B (en) Data transmission method, related device, system and computer readable storage medium
CN113498597A (en) PCIe-based data transmission method and device
CN110958216A (en) Secure online network packet transmission
CN106372013A (en) Remote memory access method, apparatus and system
CN112804102B (en) Equipment binding method, device and terminal
US11558218B2 (en) Semiconductor device and information processing method
CN114731292A (en) Low latency medium access control security authentication
US11042497B2 (en) Communication between field programmable gate arrays
CN113742079B (en) Method for realizing K8S seven-layer load balancing strategy and application
CN116150079A (en) Data processing method applied to SOC (system on chip) chip
CN112448921A (en) Method and device for detecting rear door
CN114567410B (en) Signal frame processing method and related equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination