CN115087103A - Direct link synchronization signal block transmission method and device and computer readable storage medium - Google Patents

Direct link synchronization signal block transmission method and device and computer readable storage medium Download PDF

Info

Publication number
CN115087103A
CN115087103A CN202110271896.7A CN202110271896A CN115087103A CN 115087103 A CN115087103 A CN 115087103A CN 202110271896 A CN202110271896 A CN 202110271896A CN 115087103 A CN115087103 A CN 115087103A
Authority
CN
China
Prior art keywords
data
direct link
resources
physical resource
interleaving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110271896.7A
Other languages
Chinese (zh)
Inventor
沈兴亚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spreadtrum Communications Shanghai Co Ltd
Original Assignee
Spreadtrum Communications Shanghai Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spreadtrum Communications Shanghai Co Ltd filed Critical Spreadtrum Communications Shanghai Co Ltd
Priority to CN202110271896.7A priority Critical patent/CN115087103A/en
Priority to PCT/CN2021/140440 priority patent/WO2022188508A1/en
Publication of CN115087103A publication Critical patent/CN115087103A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W72/00Local resource management
    • H04W72/04Wireless resource allocation
    • H04W72/044Wireless resource allocation based on the type of the allocated resource
    • H04W72/0453Resources in frequency domain, e.g. a carrier in FDMA
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B17/00Monitoring; Testing
    • H04B17/30Monitoring; Testing of propagation channels
    • H04B17/382Monitoring; Testing of propagation channels for resource allocation, admission control or handover
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W56/00Synchronisation arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W72/00Local resource management
    • H04W72/04Wireless resource allocation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

A method and a device for transmitting a direct link synchronization signal block, and a computer-readable storage medium, wherein the direct link synchronization signal block comprises a first part of data and a second part of data, and the method comprises the following steps: continuously mapping the first portion of data to physical resource blocks of direct link resources in a frequency domain; mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped; transmitting the direct link synchronization signal block using the direct link resources. The scheme of the invention can effectively solve the problem that the direct link synchronous signal block can not meet the OCB requirement when being transmitted on the unauthorized frequency spectrum, and further can solve the problem of limited power.

Description

Direct link synchronization signal block transmission method and device and computer readable storage medium
Technical Field
The invention relates to the technical field of communication, in particular to a method and a device for transmitting a synchronization signal block of a direct connection link and a computer readable storage medium.
Background
In the time domain, a direct link terminal transmits or receives a direct link Physical Broadcast Channel (PSBCH), a Primary Synchronization Signal (PSS), and a Secondary Synchronization Signal (SSS) on consecutive symbols. The direct link physical broadcast channel, the direct link primary synchronization signal, and the direct link secondary synchronization signal form a direct link synchronization signal transmission block (S-SS/PSBCH block, which is referred to as a direct link synchronization signal block, SL-SSB).
On the other hand, when data transmission is performed on the unlicensed spectrum, it is necessary to meet a requirement of occupying a Channel Bandwidth (OCB), for example, a requirement of 80% Bandwidth. According to the existing protocol, the SL-SSB occupies 11 Physical Resource Blocks (PRBs) in the frequency domain, and the Listen Before Talk (LBT) bandwidth (bandwidth) is 20 megahertz (MHz) and contains 100 PRBs. Obviously, the existing SL-SSB structure does not meet OCB requirements when transmitting over unlicensed spectrum.
In addition, there is a Power Spectral Density (PSD) limit on the unlicensed spectrum, such as 13 decibels per megahertz (dB/MHz). For a subcarrier spacing of 15 kilohertz (KHz), the maximum transmit power of 11 PRBs is approximately 16 decibel-milliwatts (dBm); for a sub-carrier spacing of 30KHz, the maximum transmit power of 11 PRBs is about 19 dBm; for a 60KHz subcarrier spacing, the maximum transmit power of 11 PRBs is approximately 22 dBm.
In summary, according to the prior art, when a direct link synchronization information block is transmitted on an unlicensed spectrum, the OCB requirement cannot be satisfied, and the transmission power is also limited.
Disclosure of Invention
The invention solves the technical problem of how to solve the problems that the direct link synchronous signal block can not meet the OCB requirement when being transmitted on the unauthorized frequency spectrum and the transmission power is limited.
In order to solve the foregoing technical problem, an embodiment of the present invention provides a method for transmitting a synchronization signal block of a direct link, where the synchronization signal block of the direct link includes a first part of data and a second part of data, and the method includes: continuously mapping the first portion of data to physical resource blocks of direct link resources in a frequency domain; mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped; transmitting the direct link synchronization signal block using the direct link resources.
Optionally, the mapping the second part of data to the spare resources according to the interleaving priority order includes: determining the initial position of the vacant resource according to the cell identifier; and mapping the second part of data to the vacant resources from the starting position according to the sequence of the interleaving index numbers from high to low or from low to high.
Optionally, the determining the starting position of the vacant resource according to the cell identifier includes: and determining the initial position according to the cell identification and the modulus result of the total interleaving number.
Optionally, the interleaving index numbers correspond to interleaving resources one to one, a plurality of physical resource blocks included in the interleaving resources are distributed discretely in a frequency domain, and the spare resources include n interleaving resources, where n is a positive integer greater than or equal to 2.
Optionally, the mapping the second part of data to the spare resources from the starting position in the sequence from high to low or from low to high of the interleaving index numbers includes: and mapping the second part of data to all physical resource blocks of n-1 interleaving resources and part of physical resource blocks of the nth interleaving resources from the initial position according to the sequence of interleaving index numbers from high to low or from low to high.
Optionally, the partial PRB of the nth interleaving resource is selected from: the physical resource block with the smallest identifier in the nth interleaving resource, the physical resource block with the largest identifier in the nth interleaving resource, and a preset physical resource block in the nth interleaving resource are configured by a high-level signaling.
Optionally, in a frequency domain, the number of physical resource blocks occupied by the first portion of data on the direct link resource is equal to the number of physical resource blocks occupied by the second portion of data on the direct link resource.
Optionally, the mapping the second part of data to the spare resources from the starting position in the order from high to low or from low to high according to the interleaving index numbers includes: and mapping the second part of data to all physical resource blocks of the n interleaving resources from the initial position according to the sequence of interleaving index numbers from high to low or from low to high.
Optionally, in a frequency domain, the number of physical resource blocks occupied by the first portion of data on the direct link resource is different from the number of physical resource blocks occupied by the second portion of data on the direct link resource.
Optionally, the spare resource is obtained through higher layer signaling configuration or predefined.
Optionally, the continuously mapping the first part of data to physical resource blocks of the direct link resource in the frequency domain includes: continuously and repeatedly mapping the first portion of data to physical resource blocks of the direct link resources in a frequency domain.
Optionally, the number of times of the repeated mapping of the first part of data is inversely related to the subcarrier spacing of the direct link resource.
Optionally, the continuously and repeatedly mapping the first part of data to the physical resource blocks of the direct link resource in the frequency domain includes: repeatedly and continuously mapping the first part of data to the physical resource blocks of the direct link resources by taking the physical resource blocks occupied by the single first part of data on the direct link resources as units.
Optionally, the frequency domain starting position of the first part of data on the directly connected link resource is indicated by a high-level signaling, where the high-level signaling includes a central frequency point of a physical resource block occupied by the first part of data on the directly connected link resource or a frequency point of a subcarrier with a smallest identifier.
Optionally, the continuously and repeatedly mapping the first part of data to the physical resource blocks of the direct link resource in the frequency domain includes: repeatedly mapping the first partial data to physical resource blocks of the direct link resources in units of a single first partial data.
Optionally, a frequency domain starting position of the first portion of data on the direct link resource is indicated by a high layer signaling.
Optionally, the first part of data includes a plurality of direct link primary synchronization signal sequences and a plurality of secondary synchronization signal sequences, and a sequence length of the first part of data is greater than a sum of a sequence length of a single direct link primary synchronization signal sequence and a sequence length of a single secondary synchronization signal sequence.
Optionally, the sequence length of the first part of data is inversely related to the subcarrier spacing.
In order to solve the foregoing technical problem, an embodiment of the present invention further provides a device for transmitting a synchronization signal block of a direct link, where the synchronization signal block of the direct link includes a first part of data and a second part of data, and the device includes: a first mapping module, configured to continuously map the first part of data to physical resource blocks of a direct link resource in a frequency domain; a second mapping module, configured to map the second portion of data to an empty resource according to an interleaving priority order, where the empty resource is a resource in the direct link resource to which the first portion of data is not mapped; a transmission module for transmitting the direct link synchronization signal block using the direct link resource.
To solve the above technical problem, an embodiment of the present invention further provides a computer-readable storage medium, which is a non-volatile storage medium or a non-transitory storage medium, and has a computer program stored thereon, where the computer program is executed by a processor to perform the steps of the above method.
In order to solve the foregoing technical problem, an embodiment of the present invention further provides a device for transmitting a synchronization signal block of a direct link, including a memory and a processor, where the memory stores a computer program that can be executed on the processor, and the processor executes the steps of the foregoing method when executing the computer program.
Compared with the prior art, the technical scheme of the embodiment of the invention has the following beneficial effects:
the embodiment of the invention provides a method for transmitting a synchronization signal block of a direct connection link, wherein the synchronization signal block of the direct connection link comprises a first part of data and a second part of data, and the method comprises the following steps: continuously mapping the first portion of data to physical resource blocks of direct link resources in a frequency domain; mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped; transmitting the direct link synchronization signal block using the direct link resources.
Compared with the direct link synchronization signal block structure adopted in the existing transmission, the embodiment adopts different resource mapping modes for transmitting two parts of data. Specifically, the second part of data in the direct link synchronization signal block is subjected to resource mapping and transmission by using an interleaving structure, so that the direct link synchronization signal block structure redesigned by the scheme of this embodiment can meet the OCB requirement when transmitted on the unlicensed spectrum. Further, the first part of data in the direct link synchronization signal block redesigned in the embodiment is still mapped to the continuous physical resource blocks in the frequency domain, that is, the physical resource blocks with the same number in the continuous interleaved resource blocks, so that the performance of receiving the first part of data is effectively ensured not to be affected. Further, the first part of data may include a PSS and an SSS, and the second part of data may include a PSBCH and a Demodulation Reference Signal (DMRS) thereof.
Further, the mapping the first portion of data contiguously to physical resource blocks of direct link resources in the frequency domain comprises: continuously and repeatedly mapping the first portion of data to physical resource blocks of the direct link resources in a frequency domain. Therefore, the transmission power is improved by designing repeated transmission of the PSS and the SSS on the frequency domain, and the problem of power limitation when a direct-connection link synchronization signal block is transmitted on an unauthorized frequency spectrum is effectively solved. Therefore, the embodiment can meet both OCB requirements and transmission power.
Drawings
Fig. 1 is a flowchart of a method for transmitting a synchronization signal block of a direct link according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of time-frequency resources in a first exemplary application scenario according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of time-frequency resources in a second exemplary application scenario according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a direct link synchronization signal block transmission apparatus according to an embodiment of the present invention.
Detailed Description
As a background art, when transmitting a direct link synchronization information block over an unlicensed spectrum according to the prior art, the OCB requirement cannot be satisfied, and the transmission power is also limited.
In order to solve the problem of OCB when data is transmitted on an Unlicensed frequency Spectrum, the latest technology introduces an interlace structure in a New Radio in Unlicensed Spectrum (NR-U) working in an Unlicensed frequency band.
Specifically, the resource allocated in an interleaving manner (also referred to as an interleaved resource block or an interleaved resource) is composed of physical resource blocks { M, M + M, 2M + M, 3M + M, … }, where M ∈ {0, 1, …, M-1}, and M is the total number of interleaving. For example, for a subcarrier spacing of 15kHz, M equals 10. For another example, M equals 5 for a subcarrier spacing of 30 kHz.
Interleaved resource blocks
Figure BDA0002974942030000051
And common physical resource block
Figure BDA0002974942030000052
The relationship between them is as follows:
Figure BDA0002974942030000061
wherein,
Figure BDA0002974942030000062
a common physical resource block starting for BWP; mod is the remainder symbol.
The inventor of the application discovers through analysis that: for the PSS and the SSS in the direct link synchronization signal block, the PSS sequence and the SSS sequence are non-contiguously distributed in the frequency domain if an interleaving structure is adopted. This may result in degraded performance for receiving PSS and SSS. Therefore, the PSS and SSS signals transmitted by the direct link terminal according to this embodiment do not adopt an interleaved structure. Further, the problem of limited maximum transmit power may be solved by repeatedly transmitting PSS and SSS signals.
For the PSBCH and the DMRS thereof, the Peak to Average Power Ratio (PAPR for short) is increased by using the interleaving structure, and the increased PAPR is increased by about 1-2 dB, which has little influence on the performance. Therefore, the PSBCH and the DMRS thereof transmitted by the direct link terminal according to this embodiment use an interleaving structure.
Based on the analysis, the problem that the existing direct link synchronization signal block cannot meet the OCB requirement when being transmitted on an unauthorized frequency spectrum and the problem that the power is limited is solved. The embodiment of the invention provides a method for transmitting a direct link synchronization signal block, wherein the direct link synchronization signal block comprises a first part of data and a second part of data, and the method comprises the following steps: continuously mapping the first portion of data to physical resource blocks of direct link resources in a frequency domain; mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped; transmitting the direct link synchronization signal block using the direct link resources.
The embodiment adopts different resource mapping modes to transmit two parts of data. Specifically, the second part of data in the direct link synchronization signal block is subjected to resource mapping and transmission by using an interleaving structure, so that the direct link synchronization signal block structure redesigned by the scheme of this embodiment can meet the OCB requirement when transmitted on the unlicensed spectrum. Further, the first part of data in the direct link synchronization signal block redesigned in the embodiment is still mapped to the continuous physical resource blocks in the frequency domain, that is, the physical resource blocks with the same number in the continuous interleaved resource blocks, so that the performance of receiving the first part of data is effectively ensured not to be affected. Further, the first part of data may include a PSS and an SSS, and the second part of data may include a PSBCH and a Demodulation Reference Signal (DMRS) thereof.
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
Fig. 1 is a flowchart of a method for transmitting a synchronization signal block of a direct link according to an embodiment of the present invention.
Specifically, the direct link may connect a Transmitter (Tx) and a Receiver (Rx). Both the sending end and the receiving end can be User Equipment (User Equipment, abbreviated as UE). Or, the direct link may be further connected to a base station (gNB), and the base station sends information to a receiving end through a sending end. In this implementation, all terminals connected to the direct link are referred to as direct link terminals.
The method of the embodiment may be performed by a direct link terminal. Specifically, the present embodiment may be executed by a chip having a resource mapping function in the direct link terminal, and may also be executed by a baseband chip in the direct link terminal.
Further, the direct link is transmitted over an unlicensed spectrum.
Further, the direct link resources are allocated in an interleaved manner. Wherein one interleaving resource may be identified by an interleaving index number. The plurality of physical resource blocks included in one interleaving resource may be distributed discretely in the frequency domain.
Further, by the scheme of the embodiment, the direct link synchronization signal block can be transmitted by using the direct link resource. Specifically, the direct link synchronization signal block may include a first part data and a second part data, wherein the first part data may include a PSS and a SSS, and the second part data may include a PSBCH and a DMRS thereof.
Referring to fig. 1, the method for transmitting a synchronization signal block of a direct link according to this embodiment may include the following steps:
step S101, continuously mapping the first part of data to physical resource blocks of direct connection link resources on a frequency domain;
step S102, mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped;
step S103, the direct link synchronization signal block is transmitted by using the direct link resource.
In one implementation, the PSS and SSS may occupy 11 consecutive physical resource blocks, where the PSS and SSS sequences are both 127 in length. Correspondingly, in step S101, the PSS sequence and the SSS sequence may be mapped to 127 subcarriers in 132 subcarriers corresponding to 11 physical resource blocks of the direct link resource.
For example, referring to fig. 2, the first portion of data may be mapped to subcarriers 2,3, …,127,128 of 132 subcarriers in the frequency domain. Further, in the time domain, the PSS and the SSS each occupy 2 Orthogonal Frequency Division Multiplexing (OFDM) symbols in a single slot (slot).
In fig. 2, the horizontal axis is a time domain, the vertical axis is a frequency domain, and one row corresponds to one physical resource block. One physical resource block includes 14 OFDM symbols from 0 to 13 in the time domain and 12 subcarriers in the frequency domain. The direct link resources in fig. 2 are allocated in an interleaved manner with M-10.
In one implementation, the step S102 may include the steps of: determining the initial position of the vacant resource according to the cell identifier; and mapping the second part of data to the vacant resources from the starting position according to the sequence of the interleaving index numbers from high to low or from low to high.
Specifically, the terminal that executes the direct link according to the present embodiment may determine the interleaving resources used in the transmission according to the cell identifier. The PSS and SSS transmitted this time may include cell identifier related information, so that the receiving side determines the interlace resources carrying the PSBCH and the DMRS thereof. Or, the cell identifier may refer to a cell in which the direct link terminal currently resides.
Further, the starting position may be determined according to a modulo result of the cell identifier and the total number of interlaces. For example, the PSBCH and the DMRS thereof may occupy 2 interleaving resources, and accordingly, one interleaving resource occupied by the PSBCH and the DMRS thereof may be determined by modulo of the cell identifier and the total number of interleaving, and another interleaving resource is an interleaving resource adjacent to the interleaving resource.
Further, in a frequency domain, the number of physical resource blocks occupied by the first portion of data on the direct link resources may be equal to the number of physical resource blocks occupied by the second portion of data on the direct link resources. For example, PSS and SSS occupy 11 consecutive physical resource blocks in the frequency domain, the 11 physical resource blocks corresponding to 2 interleaved resources. Correspondingly, the spare resources for carrying the PSBCH and the DMRS thereof may also be 2 interleaving resources.
In a variation, the position of all interleaved resources occupied by the second portion of data may be indicated in a particular manner. Such as by higher layer signaling, pre-definition, etc.
In one implementation, the spare resources may include n interleaving resources, where n is a positive integer greater than or equal to 2.
Specifically, the specific value of n may be determined according to the closest interleaving resource number that can satisfy the information bits carried in the PSBCH.
Further, when step S102 is executed, the second part of data may be mapped to all physical resource blocks of the n-1 interleaving resources and a part of physical resource blocks of the nth interleaving resources from the starting position in an order from high interleaving index numbers to low interleaving index numbers or from low interleaving index numbers to high interleaving index numbers.
Taking n as an example, referring to fig. 2, two interleaved resources, i.e., an interleaved resource (denoted as interleaved-0 in the figure) denoted as 0 and an interleaved resource (denoted as interleaved-1 in the figure) denoted as 1, are determined as the spare resources. Wherein, all physical resource blocks in interlace-0 are used for transmitting PSBCH and DMRS thereof, and 1 physical resource block in interlace-1 is used for transmitting PSBCH and DMRS thereof.
Further, a partial PRB of the nth interleaved resource may identify a smallest physical resource block in the nth interleaved resource. The minimum identifier means the minimum identifier in the frequency domain, and as shown in fig. 2, the physical resource block with the minimum identifier in the frequency domain of interlace-1 is used for carrying the PSBCH and the DMRS thereof.
In one variation, the partial PRBs of the n interleaved resources may identify a largest physical resource block in the nth interleaved resource.
In a variation, the partial PRB of the n interleaved resources may be a preset physical resource block in the nth interleaved resource, where the preset physical resource block is configured by a high layer signaling. For example, the higher layer signaling may be Radio Resource Control (RRC) signaling.
In one implementation, the spare resources may be configured through higher layer signaling, for example, the higher layer signaling may be RRC signaling.
Specifically, the direct link terminal receives an RRC signaling sent by the base station in advance, and acquires the spare resources for carrying the PSBCH and the DMRS thereof.
In one variation, the free resources may be obtained by pre-defining.
Further, different interleaving resources may be predefined as free resources for different application scenarios. For example, for a vehicle to outside information exchange (V2X) scenario, interlace-0 and interlace-1 may be predefined as the spare resources; for a high-speed rail communication application scenario, interlace-4 and interlace-5 may be predefined as the spare resources. The terminal executing the direct link according to the embodiment can determine the predefined vacant resources according to the current application scene of the terminal.
In a specific implementation, when step S102 is executed, the second portion of data may be mapped to all physical resource blocks of the n interleaved resources from the starting position in an order from high to low of the interleaved index numbers or from low to high.
Further, in a frequency domain, a number of physical resource blocks occupied by the first portion of data on the direct link resources may be different from a number of physical resource blocks occupied by the second portion of data on the direct link resources.
For example, in the frequency domain, the PSBCH and the DMRS thereof may not be limited to be mapped in 11 physical resource blocks, but the second part of data may be mapped to all physical resource blocks of interlace-0 and interlace-1 in fig. 2 by means of re-rate matching.
Thus, with the present embodiment, two portions of data are transmitted in different resource mapping manners. Specifically, the second part of data in the direct link synchronization signal block is subjected to resource mapping and transmission by using an interleaving structure, so that the direct link synchronization signal block structure redesigned by the scheme of this embodiment can meet the OCB requirement when transmitted on the unlicensed spectrum. Further, the first part of data in the direct link synchronization signal block redesigned in the embodiment is still mapped to the continuous physical resource blocks in the frequency domain, that is, the physical resource blocks with the same number in the continuous interleaved resource blocks, so that the performance of receiving the first part of data is effectively ensured not to be affected.
In one implementation, the step S101 may include the steps of: continuously and repeatedly mapping the first portion of data to physical resource blocks of the direct link resources in a frequency domain. Therefore, the transmission power is improved by designing repeated transmission of the PSS and the SSS on the frequency domain, and the problem of power limitation when a direct-connection link synchronization signal block is transmitted on an unauthorized frequency spectrum is effectively solved. Therefore, the embodiment can meet both OCB requirements and transmission power.
Specifically, the number of times of repeated mapping of the first portion of data may be inversely related to a subcarrier spacing of the direct link resource. Specifically, the larger the subcarrier spacing, the wider the bandwidth of a single physical resource block, and the more convenient it is to overcome PSD limitations. Therefore, in this implementation, as the subcarrier spacing increases, the number of repeated transmissions may be reduced appropriately to save power consumption.
For example, for a subcarrier spacing of 15kHz, PSS and SSS may be transmitted repeatedly 4 times. For another example, for a subcarrier spacing of 30kHz, PSS and SSS may be transmitted repeatedly 2 times. For another example, for a subcarrier spacing of 60kHz, the PSS and SSS need not be transmitted repeatedly.
In a specific implementation, when the step S101 is executed, the first partial data may be repeatedly and continuously mapped to the physical resource blocks of the direct link resource in units of physical resource blocks occupied by a single first partial data on the direct link resource.
For example, referring to fig. 3, a single PSS sequence and SSS sequence are consecutively mapped to 11 physical resource blocks in the frequency domain, and are repeated in units of the 11 consecutive physical resource blocks. And the mapping mode of the sequences in each 11 physical resource blocks is the same, wherein the length of the PSS sequence and the length of the SSS sequence are both 127.
Further, the frequency domain starting position of the first part of data on the direct connection link resource is indicated through a high-level signaling, and the high-level signaling may include a center frequency point of a physical resource block occupied by the first part of data on the direct connection link resource. For example, the frequency domain is in the order from low to high, the center frequency point of the 11 physical resource blocks mapped first, e.g. the frequency domain position of the 66 th subcarrier, is configured by RRC signaling. And the repeated physical resource blocks are distributed above (or below) the 11 physical resource blocks indicated by the RRC signaling in ascending (or descending) order.
In a variation, the higher layer signaling may include a frequency point of a subcarrier with a minimum identifier of a physical resource block occupied by the first portion of data on the direct link resource. For example, the frequency point of the subcarrier with the smallest identifier in the first mapped 11 physical resource blocks is indicated by RRC signaling, and other subcarriers are mapped onto the frequency domain in ascending order of identifier.
In one implementation, when step S101 is executed, the first partial data may be repeatedly mapped to the physical resource blocks of the direct link resource in units of a single first partial data.
For example, the PSS sequence and the SSS sequence are both 127 long in the frequency domain, and in this implementation, the PSS sequence and the SSS sequence are both repeated in 127 long sequences. These repeated sequences are mapped consecutively in the frequency domain. In this embodiment, the repeated transmission is not performed in units of multiple consecutive physical resource blocks, but performed in units of sequences, so that multiple first portions of data that are repeatedly transmitted are also continuous on the subcarrier level, that is, a data gap between two consecutive repeated transmissions in fig. 3 can be eliminated.
Further, a frequency domain starting position of the first portion of data on the direct link resource may be indicated by a higher layer signaling. For example, of the PSS sequence and the SSS sequence repeated in units of 127 long sequences, the frequency domain start position of the first mapped sequence is indicated by RRC signaling.
In one implementation, the first portion of data may include a plurality of direct link primary synchronization signal sequences and a plurality of secondary synchronization signal sequences, and a sequence length of the first portion of data is greater than a sum of a sequence length of a single direct link primary synchronization signal sequence and a sequence length of a single secondary synchronization signal sequence.
Specifically, in this implementation, the new sequences are used as the new primary synchronization signal sequence and the new secondary synchronization signal sequence of the direct link, and are mapped to the physical resource blocks of the direct link resources. The specific content and sequence length of the new sequence are different from those of the 127 long PSS and SSS sequences in the above specific implementation.
For example, the PSS sequence is composed of an M sequence of length 127 × N. In one embodiment, the sequence is generated by the formula:
d PSS (n)=1-2x(m);
m=[n+43*N*N 2 ID ]mod(127*N),0≤n<127*N;
wherein x (i +7) ═ x (i +4) + x (i)]mod2,N 2 ID ={0,1,2},[x(6) x(5) x(4) x(3) x(2) x(1) x(0)]=[1 1 1 0 1 1 0]. Where N is a natural number and is inversely related to the subcarrier spacing.
For example, an SSS sequence consists of a gold sequence 127 × N in length. In one embodiment, the sequence is generated by the formula:
d sss (n)={1-2x 0 [(n+m 0 )mod 127N]}{1-2x 1 [(n+m 1 )mod 127N]}
Figure BDA0002974942030000121
Figure BDA0002974942030000122
0≤n<127
wherein x is 0 (i+7)=[x 0 (i+4)+x 0 (i)]mod 2
x 1 (i+7)=[x 1 (i+4)+x 1 (i)]mod 2
And [ x ] 0 (6) x 0 (5) x 0 (4) x 0 (3) x 0 (2) x 0 (1) x 0 (0)]=[0 0 0 0 0 0 1]
[x 1 (6) x 1 (5) x 1 (4) x 1 (3) x 1 (2) x 1 (1) x 1 (0)]=[0 0 0 0 0 0 1]
N is a natural number and is inversely related to the subcarrier spacing.
By redesigning the sequence structure in the first part of data, better peak-to-average ratio can be obtained than by repeating the transmission of the PSS sequence and the SSS sequence.
Further, a sequence length of the first portion of data may be inversely related to a subcarrier spacing. For example, for a subcarrier spacing of 15kHz, the length of the sequence of the first portion of data is 127 × 4. For another example, the length of the sequence of the first portion of data is 127 × 2 for a subcarrier spacing of 30 kHz. As another example, the length of the sequence of the first portion of data is 127 for a subcarrier spacing of 60 kHz.
Fig. 4 is a schematic structural diagram of a direct link synchronization signal block transmission apparatus according to an embodiment of the present invention. Those skilled in the art understand that the direct link synchronization signal block transmission device 4 according to this embodiment may be used to implement the method technical solutions described in the embodiments of fig. 1 to fig. 3.
Specifically, the direct link synchronization signal block includes a first partial data and a second partial data.
Further, referring to fig. 4, the direct link synchronization signal block transmission apparatus 4 according to this embodiment may include: a first mapping module 41, configured to continuously map the first part of data to physical resource blocks of a direct link resource in a frequency domain; a second mapping module 42, configured to map the second part of data to spare resources according to an interleaving priority order, where the spare resources are resources of the direct link resources to which the first part of data is not mapped; a transmitting module 43, configured to transmit the direct link synchronization signal block using the direct link resource.
For more contents of the working principle and the working mode of the direct link synchronization signal block transmission apparatus 4, reference may be made to the related descriptions in fig. 1 to fig. 3, which are not repeated herein.
In a specific implementation, the direct link synchronization signal block transmission device 4 may correspond to a processing chip having a resource mapping function in a terminal of a direct link; or to a chip having a data processing function, such as a baseband chip; or the chip module group is corresponding to the terminal of the direct link and comprises a resource mapping chip; or to a chip module having a chip with a data processing function, or to a direct link terminal.
In a specific implementation, each module/unit included in each apparatus and product described in the foregoing embodiments may be a software module/unit, may also be a hardware module/unit, or may also be a part of a software module/unit and a part of a hardware module/unit.
For example, for each device or product applied to or integrated into a chip, each module/unit included in the device or product may be implemented by hardware such as a circuit, or at least a part of the module/unit may be implemented by a software program running on a processor integrated within the chip, and the rest (if any) part of the module/unit may be implemented by hardware such as a circuit; for each device or product applied to or integrated with the chip module, each module/unit included in the device or product may be implemented by using hardware such as a circuit, and different modules/units may be located in the same component (e.g., a chip, a circuit module, etc.) or different components of the chip module, or at least some of the modules/units may be implemented by using a software program running on a processor integrated within the chip module, and the rest (if any) of the modules/units may be implemented by using hardware such as a circuit; for each device and product applied to or integrated in the terminal, each module/unit included in the device and product may be implemented by using hardware such as a circuit, and different modules/units may be located in the same component (e.g., a chip, a circuit module, etc.) or different components in the terminal, or at least part of the modules/units may be implemented by using a software program running on a processor integrated in the terminal, and the rest (if any) part of the modules/units may be implemented by using hardware such as a circuit.
The embodiment of the present invention further provides a computer-readable storage medium, where the computer-readable storage medium is a non-volatile storage medium or a non-transitory storage medium, and a computer program is stored on the computer-readable storage medium, and when the computer program is executed by a processor, the computer program performs the steps of the direct link synchronization signal block transmission method provided in any of the above embodiments. Preferably, the storage medium may include a computer-readable storage medium such as a non-volatile (non-volatile) memory or a non-transitory (non-transient) memory. The storage medium may include ROM, RAM, magnetic or optical disks, etc.
The embodiment of the present invention further provides another device for transmitting a synchronization signal block of a direct link, including a memory and a processor, where the memory stores a computer program that can be run on the processor, and the processor executes the steps of the method for transmitting a synchronization signal block of a direct link according to the embodiment corresponding to fig. 1 to 3 when running the computer program.
Those skilled in the art will appreciate that all or part of the steps in the methods of the above embodiments may be implemented by instructing the relevant hardware through a program, which may be stored in a computer-readable storage medium, and the storage medium may include: ROM, RAM, magnetic or optical disks, and the like.
The technical scheme of the invention can be suitable for 5G (5generation) communication systems, 4G and 3G communication systems, and various communication systems of subsequent evolution, such as 6G, 7G and the like.
The technical solution of the present invention is also applicable to different network architectures, including but not limited to relay network architecture, dual link architecture, and Vehicle-to-event architecture.
The 5G CN in the embodiment of the present application may also be referred to as a new core (new core), a 5G new core, a Next Generation Core (NGC), or the like. The 5G-CN is set independently of an existing core network, such as an Evolved Packet Core (EPC).
A Base Station (BS) in the embodiment of the present application, which may also be referred to as a base station device, is a device deployed in a radio access network to provide a wireless communication function. For example, the device providing the base station function in the 2G network includes a Base Transceiver Station (BTS) and a Base Station Controller (BSC), the device providing the base station function in the 3G network includes a node B (NodeB) and a Radio Network Controller (RNC), the device providing the base station function in the 4G network includes an evolved node B (eNB), the device providing the base station function in the Wireless Local Area Network (WLAN) is an Access Point (AP), the device providing the base station function in the 5G New Radio (New Radio, NR) includes a node B (gnb) that continues to evolve, and the device providing the base station function in a New communication system in the future, and the like.
A terminal in the embodiments of the present application may refer to various forms of User Equipment (UE), an access terminal, a subscriber unit, a subscriber station, a Mobile Station (MS), a remote station, a remote terminal, a mobile device, a user terminal, a terminal device (terminal equipment), a wireless communication device, a user agent, or a user equipment. The terminal device may also be a cellular phone, a cordless phone, a Session Initiation Protocol (SIP) phone, a Wireless Local Loop (WLL) station, a Personal Digital Assistant (PDA), a handheld device with a Wireless communication function, a computing device or other processing device connected to a Wireless modem, a vehicle-mounted device, a wearable device, a terminal device in a future 5G Network or a terminal device in a Public Land Mobile Network (PLMN) for future evolution, and the like, which are not limited in this embodiment of the present application.
In the embodiment of the application, a unidirectional communication link from an access network to a terminal is defined as a downlink, data transmitted on the downlink is downlink data, and the transmission direction of the downlink data is called as a downlink direction; the unidirectional communication link from the terminal to the access network is an uplink, the data transmitted on the uplink is uplink data, and the transmission direction of the uplink data is referred to as an uplink direction.
It should be understood that the term "and/or" herein is merely one type of association relationship that describes an associated object, meaning that three relationships may exist, e.g., a and/or B may mean: a exists alone, A and B exist simultaneously, and B exists alone. In addition, the character "/" in this document indicates that the former and latter related objects are in an "or" relationship.
The "plurality" appearing in the embodiments of the present application means two or more.
The descriptions of the first, second, etc. appearing in the embodiments of the present application are only for illustrating and differentiating the objects, and do not represent the order or the particular limitation of the number of the devices in the embodiments of the present application, and do not constitute any limitation to the embodiments of the present application.
The term "connection" in the embodiment of the present application refers to various connection manners such as direct connection or indirect connection, so as to implement communication between devices, which is not limited in this embodiment of the present application. In the embodiments of the present application, "network" and "system" represent the same concept, and a communication system is a communication network.
It should be understood that, in the embodiment of the present application, the processor may be a Central Processing Unit (CPU), and the processor may also be other general-purpose processors, Digital Signal Processors (DSPs), Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs) or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, and the like. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
It will also be appreciated that the memory in the embodiments of the subject application can be either volatile memory or nonvolatile memory, or can include both volatile and nonvolatile memory. The non-volatile memory may be a read-only memory (ROM), a Programmable ROM (PROM), an Erasable PROM (EPROM), an electrically Erasable EPROM (EEPROM), or a flash memory. Volatile memory can be Random Access Memory (RAM), which acts as external cache memory. By way of example, but not limitation, many forms of Random Access Memory (RAM) are available, such as Static RAM (SRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), Enhanced SDRAM (ESDRAM), synchlink DRAM (SLDRAM), and direct bus RAM (DR RAM).
The above embodiments may be implemented in whole or in part by software, hardware, firmware, or any combination thereof. When implemented in software, the above-described embodiments may be implemented in whole or in part in the form of a computer program product. The computer program product comprises one or more computer instructions or computer programs. The procedures or functions according to the embodiments of the present application are wholly or partially generated when the computer instructions or the computer program are loaded or executed on a computer. The computer may be a general purpose computer, a special purpose computer, a network of computers, or other programmable device. The computer instructions may be stored on a computer readable storage medium or transmitted from one computer readable storage medium to another computer readable storage medium, for example, the computer instructions may be transmitted from one website, computer, server, or data center to another website, computer, server, or data center by wire (e.g., infrared, wireless, microwave, etc.). The computer-readable storage medium can be any available medium that can be accessed by a computer or a data storage device such as a server, data center, etc. that contains one or more collections of available media. The usable medium may be a magnetic medium (e.g., floppy disk, hard disk, magnetic tape), an optical medium (e.g., DVD), or a semiconductor medium. The semiconductor medium may be a solid state disk.
It should be understood that, in the various embodiments of the present application, the sequence numbers of the above-mentioned processes do not mean the execution sequence, and the execution sequence of each process should be determined by its function and inherent logic, and should not constitute any limitation to the implementation process of the embodiments of the present application.
In the several embodiments provided in the present application, it should be understood that the disclosed method, apparatus and system may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the units is only one logical division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment. In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may be physically included alone, or two or more units may be integrated into one unit. The integrated unit can be realized in a form of hardware, or in a form of hardware plus a software functional unit.
The integrated unit implemented in the form of a software functional unit may be stored in a computer readable storage medium. The software functional unit is stored in a storage medium and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute some steps of the methods according to the embodiments of the present invention. And the aforementioned storage medium includes: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.

Claims (21)

1. A method for transmitting a direct link synchronization signal block, the direct link synchronization signal block comprising a first portion of data and a second portion of data, the method comprising:
continuously mapping the first part of data to physical resource blocks of direct link resources on a frequency domain; mapping the second part of data to spare resources according to an interleaving priority order, wherein the spare resources are resources of the direct link resources, to which the first part of data is not mapped;
transmitting the direct link synchronization signal block using the direct link resources.
2. The method of claim 1, wherein mapping the second portion of data to the spare resources in an order of interleaving priority comprises:
determining the initial position of the vacant resource according to the cell identifier;
and mapping the second part of data to the vacant resources from the starting position according to the sequence of the interleaving index numbers from high to low or from low to high.
3. The method of claim 2, wherein the determining the starting position of the vacant resource according to the cell identifier comprises:
and determining the initial position according to the cell identification and the modulus result of the total interleaving number.
4. The method according to claim 2, wherein the interleaving index numbers correspond to interleaving resources in a one-to-one manner, the interleaving resources comprise a plurality of physical resource blocks which are distributed discretely in a frequency domain, and the spare resources comprise n interleaving resources, wherein n is a positive integer greater than or equal to 2.
5. The method of claim 4, wherein mapping the second portion of data to the spare resources starting from the start position in an order of interleaving index numbers from high to low or from low to high comprises:
and mapping the second part of data to all physical resource blocks of n-1 interleaving resources and part of physical resource blocks of the nth interleaving resources from the initial position according to the sequence of interleaving index numbers from high to low or from low to high.
6. The method of claim 5, wherein the partial PRBs of the nth interleaved resource are selected from the group consisting of: the physical resource block with the smallest identifier in the nth interleaving resource, the physical resource block with the largest identifier in the nth interleaving resource, and a preset physical resource block in the nth interleaving resource are configured by a high-level signaling.
7. The method of claim 5, wherein in a frequency domain, the number of physical resource blocks occupied by the first portion of data on the direct link resources is equal to the number of physical resource blocks occupied by the second portion of data on the direct link resources.
8. The method of claim 4, wherein mapping the second portion of data to the spare resources starting from the start position in an order of interleaving index numbers from high to low or from low to high comprises:
and mapping the second part of data to all physical resource blocks of the n interleaving resources from the initial position according to the sequence of interleaving index numbers from high to low or from low to high.
9. The method of claim 8, wherein the first portion of data occupies a different number of physical resource blocks on the direct link resources than the second portion of data occupies on the direct link resources in a frequency domain.
10. The method of claim 1, wherein the spare resources are configured or predefined by higher layer signaling.
11. The method of claim 1, wherein the contiguously mapping the first portion of data in the frequency domain to physical resource blocks of direct link resources comprises:
continuously and repeatedly mapping the first portion of data to physical resource blocks of the direct link resources in a frequency domain.
12. The method of claim 11, wherein a number of times the first portion of data is mapped to is inversely related to a subcarrier spacing of the direct link resources.
13. The method of claim 11, wherein the continuously and repeatedly mapping the first portion of data in a frequency domain to physical resource blocks of the direct link resources comprises:
repeatedly and continuously mapping the first part of data to the physical resource blocks of the direct link resources by taking the physical resource blocks occupied by the single first part of data on the direct link resources as units.
14. The method according to claim 13, wherein a frequency domain starting position of the first portion of data on the direct link resource is indicated by a higher layer signaling, and the higher layer signaling includes a center frequency point of a physical resource block occupied by the first portion of data on the direct link resource or a frequency point identifying a smallest subcarrier.
15. The method of claim 11, wherein the continuously and repeatedly mapping the first portion of data in a frequency domain to physical resource blocks of the direct link resources comprises:
repeatedly mapping the first partial data to physical resource blocks of the direct link resources in units of a single first partial data.
16. The method of claim 15, wherein a frequency domain starting position of the first portion of data on the direct link resource is indicated by higher layer signaling.
17. The method of claim 1, wherein the first portion of data comprises a plurality of direct link primary synchronization signal sequences and a plurality of secondary synchronization signal sequences, and wherein a sequence length of the first portion of data is greater than a sum of a sequence length of a single direct link primary synchronization signal sequence and a sequence length of a single secondary synchronization signal sequence.
18. The method of claim 17, wherein a sequence length of the first portion of data is inversely related to a subcarrier spacing.
19. A direct link synchronization signal block transmission apparatus, the direct link synchronization signal block comprising a first portion of data and a second portion of data, the apparatus comprising:
a first mapping module, configured to continuously map the first portion of data to physical resource blocks of a direct link resource in a frequency domain;
a second mapping module, configured to map the second portion of data to an empty resource according to an interleaving priority order, where the empty resource is a resource in the direct link resource to which the first portion of data is not mapped;
a transmission module for transmitting the direct link synchronization signal block using the direct link resource.
20. A computer-readable storage medium, being a non-volatile storage medium or a non-transitory storage medium, having a computer program stored thereon, the computer program, when being executed by a processor, performing the steps of the method according to any one of the claims 1 to 18.
21. A direct link synchronization signal block transmission apparatus comprising a memory and a processor, the memory having stored thereon a computer program operable on the processor, wherein the processor performs the steps of the method of any one of claims 1 to 18 when executing the computer program.
CN202110271896.7A 2021-03-12 2021-03-12 Direct link synchronization signal block transmission method and device and computer readable storage medium Pending CN115087103A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202110271896.7A CN115087103A (en) 2021-03-12 2021-03-12 Direct link synchronization signal block transmission method and device and computer readable storage medium
PCT/CN2021/140440 WO2022188508A1 (en) 2021-03-12 2021-12-22 Sidelink synchronization signal block transmission method and apparatus, and computer-readable storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110271896.7A CN115087103A (en) 2021-03-12 2021-03-12 Direct link synchronization signal block transmission method and device and computer readable storage medium

Publications (1)

Publication Number Publication Date
CN115087103A true CN115087103A (en) 2022-09-20

Family

ID=83227399

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110271896.7A Pending CN115087103A (en) 2021-03-12 2021-03-12 Direct link synchronization signal block transmission method and device and computer readable storage medium

Country Status (2)

Country Link
CN (1) CN115087103A (en)
WO (1) WO2022188508A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024060251A1 (en) * 2022-09-23 2024-03-28 Apple Inc. Physical channel structure for sidelink (sl) in unlicensed spectrum
WO2024067369A1 (en) * 2022-09-27 2024-04-04 展讯通信(上海)有限公司 Signal processing method and apparatus, and device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230135581A1 (en) * 2021-10-29 2023-05-04 Qualcomm Incorporated Multiplexing sidelink synchronization signal blocks and channel state information reference signals

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10834708B2 (en) * 2018-07-06 2020-11-10 Samsung Electronics Co., Ltd. Method and apparatus for NR sidelink SS/PBCH block
US20210314938A1 (en) * 2018-08-09 2021-10-07 Lg Electronics Inc. Method for transmitting or receiving uplink signal between terminal and base station in wireless communication system supporting unlicensed band, and apparatus for supporting same
WO2020143756A1 (en) * 2019-01-10 2020-07-16 Mediatek Singapore Pte. Ltd. Sidelink synchronization signal block (s-ssb) design
WO2020167891A1 (en) * 2019-02-14 2020-08-20 Apple Inc. Design of nr sideline synchronization signal for enhanced vehicle-to-everything use cases with optimized receiver processing

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024060251A1 (en) * 2022-09-23 2024-03-28 Apple Inc. Physical channel structure for sidelink (sl) in unlicensed spectrum
WO2024067369A1 (en) * 2022-09-27 2024-04-04 展讯通信(上海)有限公司 Signal processing method and apparatus, and device

Also Published As

Publication number Publication date
WO2022188508A1 (en) 2022-09-15

Similar Documents

Publication Publication Date Title
US10764884B2 (en) Method for sending or receiving physical downlink control channel and device
US20210160852A1 (en) Resource configuration method and terminal device
US10200224B2 (en) Method and apparatus for transmitting data in non-licensed band
US11647505B2 (en) Uplink signal transmission method and device
CN108347778A (en) Communication means and device
CN115087103A (en) Direct link synchronization signal block transmission method and device and computer readable storage medium
US11696143B2 (en) Method and device in communication node for wireless communication
EP4366434A2 (en) Method and apparatus for pucch coverage enhancement
US11627611B2 (en) Wireless communication method and device for blind detection of downlink signals
US11606802B2 (en) Method, system and apparatus
JP2020523933A (en) Information transmission method, terminal device, and network device
CN113424618B (en) Communication method, device and computer readable storage medium
WO2019214523A1 (en) Communication method and apparatus
CN114270747A (en) Method and device for determining cyclic prefix extension and user equipment
CN110719648A (en) Information sending method, information receiving method and device
CN113766648B (en) SSB transmission method, device and equipment
CN110061821B (en) Random access preamble sequence transmitting power determining method, user equipment, base station and computer readable medium
CN114765511A (en) Method and device for transmitting secondary link of unlicensed spectrum and computer-readable storage medium
EP4185048A1 (en) Communication method and apparatus
US11528705B2 (en) Signal transmission method and device
WO2024011632A1 (en) Resource configuration method and apparatus, device, and storage medium
WO2022082684A1 (en) Control information transmission method, device, and system
US20200106555A1 (en) Maximize power boosting using an interlace design based on resource blocks
CN117998593A (en) Radio link configuration
CN114390543A (en) Data channel transmission method and related product

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination