CN114968745B - Method and device for processing running information of system model - Google Patents

Method and device for processing running information of system model Download PDF

Info

Publication number
CN114968745B
CN114968745B CN202210651274.1A CN202210651274A CN114968745B CN 114968745 B CN114968745 B CN 114968745B CN 202210651274 A CN202210651274 A CN 202210651274A CN 114968745 B CN114968745 B CN 114968745B
Authority
CN
China
Prior art keywords
simulation
display area
subsystem
subsystem model
performance monitoring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210651274.1A
Other languages
Chinese (zh)
Other versions
CN114968745A (en
Inventor
贝晓狮
张桥
李京燕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Shi Guan Jin Yang Technology Development Co ltd
Original Assignee
Beijing Shi Guan Jin Yang Technology Development Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Shi Guan Jin Yang Technology Development Co ltd filed Critical Beijing Shi Guan Jin Yang Technology Development Co ltd
Priority to CN202210651274.1A priority Critical patent/CN114968745B/en
Publication of CN114968745A publication Critical patent/CN114968745A/en
Application granted granted Critical
Publication of CN114968745B publication Critical patent/CN114968745B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3452Performance evaluation by statistical analysis
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/3003Monitoring arrangements specially adapted to the computing system or computing system component being monitored
    • G06F11/3024Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a central processing unit [CPU]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/3051Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/32Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/324Display of status information
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3457Performance evaluation by simulation

Abstract

The invention provides a method and a device for processing operation information of a system model, wherein the method comprises the following steps: in the process of simulating an equipment system comprising a plurality of subsystem models, counting the first duration of running of the subsystem models in each simulation step; after the simulation is completed, the first time length is classified and summed to obtain second time length consumed by the subsystem model in each simulation stage and total time length of the subsystem model in the simulation process respectively; determining a first CPU utilization rate of a plurality of threads and a second CPU utilization rate of each subsystem model based on total time spent by the subsystem models in running in the simulation process; and displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on the performance monitoring interface. And the information for analyzing the performance bottleneck of the equipment system is displayed to technicians through the performance monitoring interface, the performance bottleneck is not required to be analyzed by adopting a controlled variable method, and the working efficiency is improved.

Description

Method and device for processing running information of system model
Technical Field
The invention relates to the technical field of simulation, in particular to a method and a device for processing operation information of a system model.
Background
For a general assembly engineer in equipment development, a system model (which may also be referred to as a subsystem model or a sub-model) developed by each part needs to be integrated into one equipment system, which results in that in the development of complex equipment systems (such as automobiles and airplanes), the equipment system integrated by the general assembly engineer is huge and the number of subsystem models is large.
If the performance of the equipment system is not as expected, performance bottlenecks of the equipment system need to be located for iterative optimization of performance. At present, when the performance bottleneck of the equipment system is positioned, a final assembly engineer needs to adopt a control variable method to continuously add and delete subsystem models of the equipment system so as to count time consumption conditions of the subsystem models. However, because the equipment system is huge and the number of subsystem models is large, the assembly engineer needs to spend a lot of time and effort to process the time-consuming situation of obtaining the subsystem models, and then can locate the performance bottleneck of the equipment system, and the working efficiency is low.
Disclosure of Invention
In view of the above, the embodiments of the present invention provide a method and an apparatus for processing operation information of a system model, so as to solve the problem that the working efficiency is low when the existing assembly engineer adopts a controlled variable method to analyze performance bottleneck.
In order to achieve the above object, the embodiment of the present invention provides the following technical solutions:
an embodiment of the present invention in a first aspect discloses a method for processing operation information of a system model, the method including:
in the process of simulating an equipment system comprising a plurality of subsystem models, counting a first time length consumed by running the subsystem models in each simulation step length;
after the simulation is completed, classifying and summing the first time spent by the subsystem model running in each simulation step length aiming at each subsystem model to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process;
determining a first CPU utilization rate of a plurality of threads based on a total time spent by the subsystem models running in a simulation process, and determining a second CPU utilization rate of each subsystem model, wherein each thread is allocated with at least one subsystem model;
and displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on a performance monitoring interface.
Preferably, the performance monitoring interface comprises at least: the display device comprises a first display area, a second display area, a third display area and a fourth display area;
displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on a performance monitoring interface, wherein the method comprises the following steps:
displaying the first CPU utilization rate of the threads in a first display area of a performance monitoring interface, displaying the second CPU utilization rate of each subsystem model in a second display area of the performance monitoring interface, displaying the simulation step length and the first time length consumed by each subsystem model in each simulation step length in a third display area of the performance monitoring interface, and displaying the second time length consumed by each subsystem model in each simulation stage in a fourth display area of the performance monitoring interface.
Preferably, the performance monitoring interface further comprises a fifth display area; the method further comprises the steps of:
determining an operation time duty ratio of the subsystem model in each simulation stage by using a second time length consumed by the subsystem model in each simulation stage and a total time length consumed by the subsystem model in the simulation process, wherein the operation time duty ratio is a ratio of the second time length to the total time length;
and displaying the running time duty ratio of each subsystem model in each simulation stage in a fifth display area of the performance monitoring interface.
Preferably, displaying the first CPU utilization of the plurality of threads in a first display area of the performance monitoring interface includes:
and displaying the first CPU utilization rate of the threads in a pie chart in a first display area of the performance monitoring interface.
Preferably, displaying the second CPU utilization of each subsystem model in the second display area of the performance monitoring interface includes:
and displaying the second CPU utilization rate of each subsystem model in a pie chart in a second display area of the performance monitoring interface.
A second aspect of an embodiment of the present invention discloses an apparatus for processing operation information of a system model, the apparatus including:
a statistics unit, configured to, in a process of simulating an equipment system including a plurality of subsystem models, count a first duration consumed by the subsystem models running in each simulation step;
the classifying and summing unit is used for classifying and summing the first time spent by the subsystem model running in each simulation step length for each subsystem model after the simulation is completed so as to respectively obtain the second time spent by the subsystem model running in each simulation step length and the total time spent by the subsystem model running in the simulation process, wherein each simulation step corresponds to one second time length;
a determining unit, configured to determine a first CPU usage rate of a plurality of threads based on a total duration consumed by the subsystem models in the simulation process, and determine a second CPU usage rate of each of the subsystem models, where each of the threads is assigned to at least one of the subsystem models;
the display unit is used for displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on the performance monitoring interface.
Preferably, the performance monitoring interface comprises at least: the display device comprises a first display area, a second display area, a third display area and a fourth display area; the display unit is specifically configured to: displaying the first CPU utilization rate of the threads in a first display area of a performance monitoring interface, displaying the second CPU utilization rate of each subsystem model in a second display area of the performance monitoring interface, displaying the simulation step length and the first time length consumed by each subsystem model in each simulation step length in a third display area of the performance monitoring interface, and displaying the second time length consumed by each subsystem model in each simulation stage in a fourth display area of the performance monitoring interface.
Preferably, the performance monitoring interface further comprises a fifth display area; the determining unit is further configured to: determining an operation time duty ratio of the subsystem model in each simulation stage by using a second time length consumed by the subsystem model in each simulation stage and a total time length consumed by the subsystem model in the simulation process, wherein the operation time duty ratio is a ratio of the second time length to the total time length;
correspondingly, the display unit is further configured to: and displaying the running time duty ratio of each subsystem model in each simulation stage in a fifth display area of the performance monitoring interface.
Preferably, the display unit is specifically configured to: and displaying the first CPU utilization rate of the threads in a pie chart in a first display area of the performance monitoring interface.
Preferably, the display unit is specifically configured to: and displaying the second CPU utilization rate of each subsystem model in a pie chart in a second display area of the performance monitoring interface.
Based on the method and the device for processing the operation information of the system model provided by the embodiment of the invention, the method comprises the following steps: in the process of simulating an equipment system comprising a plurality of subsystem models, counting a first time length consumed by the subsystem models to run in each simulation step length; after the simulation is completed, aiming at each subsystem model, classifying and summing the first time spent by the subsystem model running in each simulation step length to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process; determining a first CPU utilization rate of a plurality of threads based on a total time spent by the subsystem models in running in a simulation process, and determining a second CPU utilization rate of each subsystem model; and displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on the performance monitoring interface. In the scheme, a first time length consumed by running the subsystem model in each simulation step length is counted in the simulation process. And determining and obtaining a first CPU utilization rate, a second CPU utilization rate and a second time length based on the first time length, and displaying the first CPU utilization rate, the second time length, the first time length and the simulation step length on the performance monitoring interface. And the information for analyzing the performance bottleneck of the equipment system is displayed to technicians through the performance monitoring interface, the performance bottleneck is not required to be analyzed by adopting a controlled variable method, and the working efficiency is improved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings can be obtained according to the provided drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flowchart of a method for processing operation information of a system model according to an embodiment of the present invention;
FIG. 2 is an exemplary diagram of a performance monitoring interface provided by an embodiment of the present invention;
FIG. 3 is a diagram illustrating information displayed in a first display area according to an embodiment of the present invention;
FIG. 4 is a diagram illustrating information displayed in a second display area according to an embodiment of the present invention;
FIG. 5 is a diagram illustrating information displayed in a third display area according to an embodiment of the present invention;
FIG. 6 is a diagram illustrating information displayed in a fourth display area according to an embodiment of the present invention;
FIG. 7 is another exemplary diagram of a performance monitoring interface provided by an embodiment of the present invention;
FIG. 8 is a diagram illustrating information displayed in a fifth display area according to an embodiment of the present invention;
fig. 9 is a block diagram of an apparatus for processing operation information of a system model according to an embodiment of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
In this application, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
As known from the background art, when the performance bottleneck of the equipment system is located at present, the time-consuming condition of the subsystem model needs to be counted by continuously adding and deleting the subsystem model of the equipment system by adopting a control variable method by a final assembly engineer. However, because the equipment system is huge and the number of subsystem models is large, the assembly engineer needs to spend a lot of time and effort to process the time-consuming situation of obtaining the subsystem models, and then can locate the performance bottleneck of the equipment system, and the working efficiency is low.
Therefore, the embodiment of the invention provides a method and a device for processing operation information of a system model, wherein a first time length consumed by the operation of a subsystem model in each simulation step length is counted in a simulation process. And determining and obtaining a first CPU utilization rate, a second CPU utilization rate and a second time length based on the first time length, and displaying the first CPU utilization rate, the second time length, the first time length and the simulation step length on the performance monitoring interface. And displaying information for analyzing the performance bottleneck of the equipment system to a technician through a performance monitoring interface, and analyzing the performance bottleneck by adopting a control variable method is not needed, so that the working efficiency is improved.
Referring to fig. 1, a flowchart of a method for processing operation information of a system model according to an embodiment of the present invention is shown, where the method includes:
step S101: in simulating an equipment system comprising a plurality of subsystem models, a first duration consumed by the subsystem models to run within each simulation step is counted.
It should be noted that, by designating the simulation test platform, the equipment system is simulated, for example: simulating the equipment system through a GCair system simulation test verification integrated platform of world crown technology; wherein the arming system comprises a plurality of subsystem models; in the simulation, each subsystem model is a Functional Mock-up interface (FMU), i.e., the FMU is equivalent to the subsystem model.
In the process of specifically implementing step S101, during the process of simulating the equipment system, for each subsystem model (or each FMU), counting the first time length consumed by the subsystem model running in each simulation step, each simulation step counts the first time length consumed by the subsystem model running, and the first time length counted in a certain simulation step is: the subsystem model is run once within the simulation step; by the method, each subsystem model needs to count the first time spent by running in each simulation step; each subsystem model may statistically obtain a plurality of first time periods.
It should be noted that, the simulation step length may be set according to actual situations, and in the embodiment of the present invention, the simulation step length is not specifically limited.
Step S102: after the simulation is completed, for each subsystem model, classifying and summing the first time spent by the subsystem model running in each simulation step length to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process.
It should be noted that, the simulation process of the subsystem model may be specifically divided into a plurality of simulation phases (may also be referred to as operation phases), for example: the simulation process of the subsystem model is divided into a plurality of simulation stages such as a GetValue stage, a SetValue stage, a DoStep stage and the like.
In the process of implementing step S102, after the simulation of the equipment system is completed, each subsystem model may be counted to obtain a plurality of first time periods. And for each subsystem model, classifying and summing the first time length consumed by the subsystem model running in each simulation step length, so as to respectively obtain the second time length consumed by the subsystem model running in each simulation stage.
That is, for each subsystem model, classifying the first time length consumed by the subsystem model running in each simulation step length to obtain a plurality of first time lengths corresponding to different simulation stages; and summing a plurality of first time lengths corresponding to each simulation stage to obtain a second time length consumed by the subsystem model running in the simulation stage.
For each subsystem model, after determining the second time length consumed by the subsystem model running in each simulation stage, summing the second time lengths consumed by the subsystem model running in each simulation stage, so as to obtain the total time length consumed by the subsystem model running in the simulation process, for example: and summing the second time spent by the subsystem model running in the GetValue stage, the second time spent by the subsystem model running in the SetValue stage and the second time spent by the subsystem model running in the Dostep stage to obtain the total time spent by the subsystem model running in the simulation process (or total time spent).
By the method, the second time length consumed by each subsystem model in operation of each simulation stage can be determined, and the total time length consumed by each subsystem model in operation of the simulation process can be determined.
Step S103: based on the total length of time the subsystem model spends running in the simulation process, a first CPU usage of the plurality of threads is determined, and a second CPU usage of each subsystem model is determined.
In the simulation of the equipment system, the subsystem model is run by threads, and at least one subsystem model is allocated to each thread.
In the process of concretely implementing step S103, a first CPU usage rate of a plurality of threads (in which subsystem models are allocated) is determined based on a total time period spent by each subsystem model running in the simulation process, and a second CPU usage rate of each subsystem model is determined.
Step S104: and displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on the performance monitoring interface.
In some embodiments, as illustrated in the exemplary diagram of the performance monitoring interface provided in FIG. 2, the performance monitoring interface includes at least: a first display area 201, a second display area 202, a third display area 203, and a fourth display area 204; the first display area 201 and the second display area 202 are arranged side by side at the top end of the performance monitoring interface, and a third display area 203 and a fourth display area 204 are sequentially arranged below the first display area 201 and the second display area 202.
It should be noted that, the performance monitoring interface shown in fig. 2 is only used as an example, and the setting positions of the first display area, the second display area, the third display area and the fourth display area in the performance monitoring interface may be adjusted according to the actual situation, and the interface layout of the performance monitoring interface is not specifically limited in the embodiment of the present invention.
In the process of implementing step S104, the first CPU utilization of the plurality of threads is displayed in the first display area of the performance monitoring interface, specifically, the first CPU utilization of the plurality of threads is displayed in a pie chart in the first display area of the performance monitoring interface. For example, fig. 3 provides an exemplary diagram of information displayed in a first display area in which first CPU usage of a plurality of threads is displayed in a pie chart in which first CPU usage of different threads is distinguished by different colors; because each thread is allocated with a subsystem model, the total time spent by the subsystem model in running in the simulation process can be utilized to determine and obtain the first CPU utilization rate of the thread.
The second CPU utilization of each subsystem model is displayed in a second display area of the performance monitoring interface, and specifically, in a pie chart. For example, fig. 4 provides an exemplary diagram of information displayed in a second display area in which a second CPU usage of each FMU (subsystem model) is displayed in a pie chart in which second CPU usage of different FMUs is distinguished by different colors; each FMU is load, engine, control and UserVar, the second CPU utilization rate can be determined through total time spent by the subsystem model in the simulation process, and the total time is obtained by summing the second time corresponding to the GetValue stage, the second time corresponding to the SetValue stage and the second time corresponding to the DoStep stage.
And displaying the simulation step length and the first time spent by each subsystem model running in each simulation step length in a third display area of the performance monitoring interface. For example, fig. 5 provides an exemplary diagram of information displayed in the third display area, in which the true step size and the first time taken for each subsystem model to run in each simulation step size are displayed on the same coordinate system, the horizontal axis of the coordinate system is the total simulation time (in seconds), the vertical axis is the duration (in seconds), the simulation step size is 0.001 seconds in fig. 5, and the first time for different subsystem models are distinguished in different colors in fig. 5.
And displaying the second time period spent by each subsystem model running in each simulation stage in a fourth display area of the performance monitoring interface. For example, fig. 6 provides an exemplary diagram of information displayed in a fourth display area, in which a second period of time (0.5871 seconds) in which the FMU of "load" operates in the SetValue phase, a second period of time (0.14208 seconds) in which the FMU operates in the GetValue phase, and a second period of time (0.63245 seconds) in which the FMU operates in the dosep phase are displayed, and in the fourth display area, similarly, the second periods of time in which "engine", "control", and "UserVar" operate in different simulation phases are also displayed, respectively, and are not illustrated here, and the second periods of time corresponding to the different simulation phases are distinguished in fig. 6 by different colors.
It should be noted that, the content shown in fig. 6 is only for illustration, and the display style for displaying the second duration is not limited in this embodiment.
In some embodiments, such as another example diagram of the performance monitoring interface provided in fig. 7, the performance monitoring interface further includes a fifth display area 205, and the fifth display area 205 may be disposed below the fourth display area 204. And aiming at each subsystem model, determining the operating time duty ratio of the subsystem model in each simulation stage by using the second time length consumed by the subsystem model in each simulation stage and the total time length consumed by the subsystem model in the simulation process, wherein the operating time duty ratio is the ratio of the second time length to the total time length. For example: for a certain subsystem model, determining the running time duty ratio of the subsystem model in the SetValue stage by using the second time length of the subsystem model running in the SetValue stage and the total time length of the subsystem model running in the simulation process, namely, the running time duty ratio of the SetValue stage= (the second time length/total time length corresponding to the SetValue stage) ×100%; the calculation of the runtime ratio of the GetValue phase and the dosep phase is referred to in the foregoing manner, and will not be described herein.
The run time duty cycle of each subsystem model at each simulation stage is displayed in a fifth display area of the performance monitoring interface. For example, fig. 8 provides an exemplary diagram of information displayed in a fifth display area, in which the running time ratio of the FMU such as "load" in the SetValue phase (43%), the running time ratio in the GetValue phase (10%), and the running time ratio in the dosep phase (47%), and in the same manner, the running time ratios of the FMU such as "engine", "control", and "UserVar" in the different simulation phases are displayed, respectively, and in the fifth display area, the running time ratios corresponding to the different simulation phases are distinguished in fig. 8 by different colors, which is not illustrated one by one.
It should be noted that, the content shown in fig. 8 is only for illustration, and the display pattern for displaying the running time ratio is not limited in this embodiment.
From the above, it can be seen that, after the present invention is applied, an application scenario may be: the final assembly engineer (or other technicians) can intuitively know the first CPU utilization rate of the plurality of threads through the first display area, and if the first CPU utilization rate of a certain thread is larger, the thread is characterized in that more subsystem models (equivalent to unreasonable distribution of subsystem models) are possibly configured, or the total time consumed by running a certain subsystem model in the thread in the simulation process is larger. The final assembly engineer can intuitively understand the second CPU usage rate of each FMU through the second display area, and since the second CPU usage rate is determined according to the total time spent by the subsystem model running in the simulation process, the FMU (the FMU with the highest second CPU usage rate, or the FMU with the highest occupied computing resource) with the most time consumption in the whole equipment system can be determined through the second display area. After determining the FMU with the most time consumption in the whole equipment system, the final assembly engineer determines the second time length and the running time duty ratio of the FMU with the most time consumption in each simulation stage through the fourth display area and the fifth display area, further determines the simulation stage with the most time consumption in the FMU with the most time consumption, at this time, determines the performance bottleneck of the whole equipment system, and feeds back the resource occupation conditions such as the first CPU utilization rate, the second time length and the running time duty ratio after sequencing to the design department for iteration.
After the invention is applied, another application scene can be as follows: under normal conditions, the first time spent by the FMU running in each simulation step should be smaller than the simulation step; the final assembly engineer can intuitively know the simulation step length and the first time consumed by each FMU running in each simulation step length through the third display area, and accordingly the service condition of each thread is monitored; if the first time length of one FMU is larger than the simulation step length, the existence of an abnormality is indicated, and at the moment, abnormality checking can be conducted.
In an embodiment of the invention, a first time period consumed by the subsystem model to run in each simulation step is counted in the simulation process. And determining and obtaining a first CPU utilization rate, a second CPU utilization rate and a second time length based on the first time length, and displaying the first CPU utilization rate, the second time length, the first time length and the simulation step length on the performance monitoring interface. And the information for analyzing the performance bottleneck of the equipment system is displayed to technicians through the performance monitoring interface, the performance bottleneck is not required to be analyzed by adopting a controlled variable method, and the working efficiency is improved.
Corresponding to the method for processing the operation information of the system model provided by the embodiment of the present invention, referring to fig. 9, the embodiment of the present invention further provides a structural block diagram of an apparatus for processing the operation information of the system model, where the apparatus includes: a statistics unit 901, a classification summation unit 902, a determination unit 903, and a display unit 904;
a statistics unit 901, configured to, in a process of simulating an equipment system including a plurality of subsystem models, count a first duration consumed by the subsystem models running in each simulation step.
The classifying and summing unit 902 is configured to, after the simulation is completed, perform classifying and summing on a first time length consumed by the subsystem model running in each simulation step for each subsystem model, so as to obtain a second time length consumed by the subsystem model running in each simulation stage, and obtain a total time length consumed by the subsystem model running in the simulation process, where each simulation stage corresponds to one second time length.
A determining unit 903, configured to determine a first CPU usage of a plurality of threads based on a total duration of time spent by the subsystem models running in the simulation process, and determine a second CPU usage of each subsystem model, where each thread is assigned to at least one subsystem model.
And the display unit 904 is used for displaying the first CPU utilization rate, the second duration, the first duration and the simulation step size on the performance monitoring interface.
In a specific implementation, the performance monitoring interface includes at least: the display device comprises a first display area, a second display area, a third display area and a fourth display area; the display unit 904 is specifically configured to: displaying the first CPU utilization rate of a plurality of threads in a first display area of the performance monitoring interface, displaying the second CPU utilization rate of each subsystem model in a second display area of the performance monitoring interface, displaying the simulation step length and the first time length consumed by each subsystem model in each simulation step length in a third display area of the performance monitoring interface, and displaying the second time length consumed by each subsystem model in each simulation stage in a fourth display area of the performance monitoring interface.
In a specific implementation, the display unit 904 is specifically configured to: and displaying the first CPU utilization rate of the threads in a pie chart in a first display area of the performance monitoring interface.
In a specific implementation, the display unit 904 is specifically configured to: and displaying the second CPU utilization rate of each subsystem model in a pie chart in a second display area of the performance monitoring interface.
Preferably, the performance monitoring interface further comprises a fifth display area; the determining unit 903 is further configured to: and aiming at each subsystem model, determining the operating time duty ratio of the subsystem model in each simulation stage by using the second time length consumed by the subsystem model in each simulation stage and the total time length consumed by the subsystem model in the simulation process, wherein the operating time duty ratio is the ratio of the second time length to the total time length.
Accordingly, the display unit 904 is further configured to: the run time duty cycle of each subsystem model at each simulation stage is displayed in a fifth display area of the performance monitoring interface.
In summary, the embodiments of the present invention provide a method and an apparatus for processing operation information of a system model, in which a first duration consumed by a subsystem model to operate in each simulation step is counted in a simulation process. And determining and obtaining a first CPU utilization rate, a second CPU utilization rate and a second time length based on the first time length, and displaying the first CPU utilization rate, the second time length, the first time length and the simulation step length on the performance monitoring interface. And the information for analyzing the performance bottleneck of the equipment system is displayed to technicians through the performance monitoring interface, the performance bottleneck is not required to be analyzed by adopting a controlled variable method, and the working efficiency is improved.
In this specification, each embodiment is described in a progressive manner, and identical and similar parts of each embodiment are all referred to each other, and each embodiment mainly describes differences from other embodiments. In particular, for a system or system embodiment, since it is substantially similar to a method embodiment, the description is relatively simple, with reference to the description of the method embodiment being made in part. The systems and system embodiments described above are merely illustrative, wherein the elements illustrated as separate elements may or may not be physically separate, and the elements shown as elements may or may not be physical elements, may be located in one place, or may be distributed over a plurality of network elements. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of this embodiment. Those of ordinary skill in the art will understand and implement the present invention without undue burden.
Those of skill would further appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both, and that the various illustrative elements and steps are described above generally in terms of functionality in order to clearly illustrate the interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (10)

1. A method of processing operational information of a system model, the method comprising:
in the process of simulating an equipment system comprising a plurality of subsystem models, counting a first time length consumed by running the subsystem models in each simulation step length;
after the simulation is completed, classifying and summing the first time spent by the subsystem model running in each simulation step length aiming at each subsystem model to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process;
determining a first CPU utilization rate of a plurality of threads based on a total time spent by the subsystem models running in a simulation process, and determining a second CPU utilization rate of each subsystem model, wherein each thread is allocated with at least one subsystem model;
displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on a performance monitoring interface;
classifying and summing the first time spent by the subsystem model running in each simulation step length to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process, wherein the classifying and summing comprises the steps of:
classifying first time periods consumed by the subsystem model running in each simulation step length to obtain a plurality of first time periods corresponding to different simulation stages;
summing a plurality of first durations corresponding to each simulation stage to obtain a second duration consumed by the subsystem model running in the simulation stage;
and summing the second time spent by the subsystem model in each simulation stage to obtain the total time spent by the subsystem model in the simulation process.
2. The method of claim 1, wherein the performance monitoring interface comprises at least: the display device comprises a first display area, a second display area, a third display area and a fourth display area;
displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on a performance monitoring interface, wherein the method comprises the following steps:
displaying the first CPU utilization rate of the threads in a first display area of a performance monitoring interface, displaying the second CPU utilization rate of each subsystem model in a second display area of the performance monitoring interface, displaying the simulation step length and the first time length consumed by each subsystem model in each simulation step length in a third display area of the performance monitoring interface, and displaying the second time length consumed by each subsystem model in each simulation stage in a fourth display area of the performance monitoring interface.
3. The method of claim 2, wherein the performance monitoring interface further comprises a fifth display area; the method further comprises the steps of:
determining an operation time duty ratio of the subsystem model in each simulation stage by using a second time length consumed by the subsystem model in each simulation stage and a total time length consumed by the subsystem model in the simulation process, wherein the operation time duty ratio is a ratio of the second time length to the total time length;
and displaying the running time duty ratio of each subsystem model in each simulation stage in a fifth display area of the performance monitoring interface.
4. A method according to claim 2 or 3, wherein displaying the first CPU utilization of the plurality of threads in the first display area of the performance monitoring interface comprises:
and displaying the first CPU utilization rate of the threads in a pie chart in a first display area of the performance monitoring interface.
5. A method according to claim 2 or 3, wherein displaying a second CPU utilization for each of the subsystem models in a second display area of the performance monitoring interface comprises:
and displaying the second CPU utilization rate of each subsystem model in a pie chart in a second display area of the performance monitoring interface.
6. An apparatus for processing operational information of a system model, the apparatus comprising:
a statistics unit, configured to, in a process of simulating an equipment system including a plurality of subsystem models, count a first duration consumed by the subsystem models running in each simulation step;
the classifying and summing unit is used for classifying and summing the first time spent by the subsystem model running in each simulation step length aiming at each subsystem model after the simulation is completed so as to respectively obtain the second time spent by the subsystem model running in each simulation stage and the total time spent by the subsystem model running in the simulation process;
a determining unit, configured to determine a first CPU usage rate of a plurality of threads based on a total duration consumed by the subsystem models in the simulation process, and determine a second CPU usage rate of each of the subsystem models, where each of the threads is assigned to at least one of the subsystem models;
the display unit is used for displaying the first CPU utilization rate, the second duration, the first duration and the simulation step length on the performance monitoring interface;
the classified summation unit is specifically configured to: classifying first time periods consumed by the subsystem model running in each simulation step length to obtain a plurality of first time periods corresponding to different simulation stages; summing a plurality of first durations corresponding to each simulation stage to obtain a second duration consumed by the subsystem model running in the simulation stage; and summing the second time spent by the subsystem model in each simulation stage to obtain the total time spent by the subsystem model in the simulation process.
7. The apparatus of claim 6, wherein the performance monitoring interface comprises at least: the display device comprises a first display area, a second display area, a third display area and a fourth display area; the display unit is specifically configured to: displaying the first CPU utilization rate of the threads in a first display area of a performance monitoring interface, displaying the second CPU utilization rate of each subsystem model in a second display area of the performance monitoring interface, displaying the simulation step length and the first time length consumed by each subsystem model in each simulation step length in a third display area of the performance monitoring interface, and displaying the second time length consumed by each subsystem model in each simulation stage in a fourth display area of the performance monitoring interface.
8. The apparatus of claim 7, wherein the performance monitoring interface further comprises a fifth display area; the determining unit is further configured to: determining an operation time duty ratio of the subsystem model in each simulation stage by using a second time length consumed by the subsystem model in each simulation stage and a total time length consumed by the subsystem model in the simulation process, wherein the operation time duty ratio is a ratio of the second time length to the total time length;
correspondingly, the display unit is further configured to: and displaying the running time duty ratio of each subsystem model in each simulation stage in a fifth display area of the performance monitoring interface.
9. The device according to claim 7 or 8, wherein the display unit is specifically configured to: and displaying the first CPU utilization rate of the threads in a pie chart in a first display area of the performance monitoring interface.
10. The device according to claim 7 or 8, wherein the display unit is specifically configured to: and displaying the second CPU utilization rate of each subsystem model in a pie chart in a second display area of the performance monitoring interface.
CN202210651274.1A 2022-06-10 2022-06-10 Method and device for processing running information of system model Active CN114968745B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210651274.1A CN114968745B (en) 2022-06-10 2022-06-10 Method and device for processing running information of system model

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210651274.1A CN114968745B (en) 2022-06-10 2022-06-10 Method and device for processing running information of system model

Publications (2)

Publication Number Publication Date
CN114968745A CN114968745A (en) 2022-08-30
CN114968745B true CN114968745B (en) 2023-06-16

Family

ID=82961136

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210651274.1A Active CN114968745B (en) 2022-06-10 2022-06-10 Method and device for processing running information of system model

Country Status (1)

Country Link
CN (1) CN114968745B (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103109276A (en) * 2010-09-07 2013-05-15 现代自动车株式会社 System testing method
CN104239183A (en) * 2014-09-22 2014-12-24 北京国双科技有限公司 Method and device for monitoring system performance
WO2018072445A1 (en) * 2016-10-20 2018-04-26 南京南瑞继保电气有限公司 Running method for embedded type virtual device and system
CN108038328A (en) * 2017-12-24 2018-05-15 苏州赛源微电子有限公司 Chip automatic simulation verifies system
CN109583027A (en) * 2018-10-31 2019-04-05 中车工业研究院有限公司 A kind of analogue system and method based on distributed collaborative
CN109948213A (en) * 2019-03-11 2019-06-28 北京世冠金洋科技发展有限公司 A kind of synergy emulation method and device based on FMI standard
CN111783313A (en) * 2020-07-14 2020-10-16 北京世冠金洋科技发展有限公司 Model operation control method and device and electronic equipment
CN113760512A (en) * 2021-09-08 2021-12-07 北京世冠金洋科技发展有限公司 Simulation model execution method and device, storage medium and electronic device
CN113791793A (en) * 2021-09-09 2021-12-14 中国汽车技术研究中心有限公司 Multi-source heterogeneous model joint simulation method, device, equipment and medium based on FMI
CN114020595A (en) * 2021-11-17 2022-02-08 浪潮商用机器有限公司 Server performance data analysis method and related device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106210093B (en) * 2016-07-18 2019-06-18 珠海创智科技有限公司 3D intelligent dispatching method based on Logistics Simulation Software

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103109276A (en) * 2010-09-07 2013-05-15 现代自动车株式会社 System testing method
CN104239183A (en) * 2014-09-22 2014-12-24 北京国双科技有限公司 Method and device for monitoring system performance
WO2018072445A1 (en) * 2016-10-20 2018-04-26 南京南瑞继保电气有限公司 Running method for embedded type virtual device and system
CN108038328A (en) * 2017-12-24 2018-05-15 苏州赛源微电子有限公司 Chip automatic simulation verifies system
CN109583027A (en) * 2018-10-31 2019-04-05 中车工业研究院有限公司 A kind of analogue system and method based on distributed collaborative
CN109948213A (en) * 2019-03-11 2019-06-28 北京世冠金洋科技发展有限公司 A kind of synergy emulation method and device based on FMI standard
CN111783313A (en) * 2020-07-14 2020-10-16 北京世冠金洋科技发展有限公司 Model operation control method and device and electronic equipment
CN113760512A (en) * 2021-09-08 2021-12-07 北京世冠金洋科技发展有限公司 Simulation model execution method and device, storage medium and electronic device
CN113791793A (en) * 2021-09-09 2021-12-14 中国汽车技术研究中心有限公司 Multi-source heterogeneous model joint simulation method, device, equipment and medium based on FMI
CN114020595A (en) * 2021-11-17 2022-02-08 浪潮商用机器有限公司 Server performance data analysis method and related device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
基于FMI的飞行器分系统多源异构模型一体化仿真;陆冠华;郝明瑞;胡松;水尊师;;导航定位与授时;第5卷(第06期);99-104 *

Also Published As

Publication number Publication date
CN114968745A (en) 2022-08-30

Similar Documents

Publication Publication Date Title
CN110618924B (en) Link pressure testing method of web application system
US20060129892A1 (en) Scenario based stress testing
CN103544103A (en) Method and system for test, simulation and concurrence of software performance
CN109710376A (en) The dynamic dispatching method and device of container cluster management system
CN111881014B (en) System test method, device, storage medium and electronic equipment
CN109783260A (en) Intelligent IT whole process O&M method, apparatus, equipment and readable storage medium storing program for executing
CN105867951A (en) Data processing method and device as well as screen designer
CN113554290B (en) High-credibility guarantee simulation method considering complex tasks of clusters
CN111444631A (en) Comprehensive simulation method and system for warship combat applicability
CN114968745B (en) Method and device for processing running information of system model
CN114546864A (en) Software quality evaluation method, device, equipment and storage medium
CN110209469A (en) DCN architecture resources detection method, device, equipment and computer storage medium
CN114564374A (en) Operator performance evaluation method and device, electronic equipment and storage medium
EP4152715A1 (en) Method and apparatus for determining resource configuration of cloud service system
CN113705884A (en) Assembly production line capacity prediction method, device, equipment and storage medium
CN108268351A (en) A kind of accurate monitoring method of running state of process and system
Kemper et al. Trace based analysis of process interaction models
CN102393833B (en) Component software reliability analysis method capable of considering limitation of debugging resources based on HFSQM (Hybrid Finite Server Queuing Model)
CN113408969B (en) Maintenance scheme generation method and system for distributed system
CN114490371A (en) Data testing method, device, testing equipment and medium based on artificial intelligence
CN111580958A (en) Deployment method and device of big data platform
JP2012145987A (en) Method for indicating software performance problem
CN109766204A (en) Intelligent trouble processing method, device, equipment and readable storage medium storing program for executing
CN110297778A (en) A kind of method for testing software and software testing device
CN117271268B (en) Cluster architecture performance evaluation method in digital computing platform

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant