CN114912615A - Quantum computer operating system and quantum computer - Google Patents
Quantum computer operating system and quantum computer Download PDFInfo
- Publication number
- CN114912615A CN114912615A CN202110179682.7A CN202110179682A CN114912615A CN 114912615 A CN114912615 A CN 114912615A CN 202110179682 A CN202110179682 A CN 202110179682A CN 114912615 A CN114912615 A CN 114912615A
- Authority
- CN
- China
- Prior art keywords
- quantum
- chip
- computing task
- operating system
- service module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The application belongs to the field of quantum computing and discloses a quantum computer operating system and a quantum computer, wherein the quantum computer operating system comprises a quantum bit management service module and a quantum chip, wherein the quantum chip management service module is used for acquiring the current topological structure of available quantum bits on a quantum chip; the quantum computing task scheduling management service module is used for determining a quantum computing task to be processed from the current unprocessed quantum computing task; a compiling and optimizing service module for compiling the quantum computing task to be processed to obtain an executable quantum circuit executable on the quantum chip; the quantum computing task scheduling management service module is also used for determining a quantum computing task to be distributed according to the priority of the executable quantum line; and the communication module is used for communicating with the quantum computer hardware for realizing the distribution, execution and execution result feedback of the quantum computing task to be distributed. The scheduling processing of the quantum computing task can be realized, and the computing efficiency and the stability of the quantum computer are improved.
Description
Technical Field
The application belongs to the field of quantum computing, and particularly relates to a quantum computer operating system and a quantum computer.
Background
Quantum computers are physical devices that perform high-speed mathematical and logical operations, store and process quantum information in compliance with the laws of quantum mechanics. When a device processes and calculates quantum information and runs a quantum algorithm, the device is a quantum computer. Quantum computers are a key technology under study because they have the ability to handle mathematical problems more efficiently than ordinary computers, for example, they can speed up the time to break RSA keys from hundreds of years to hours.
The importance of the operating system to the computer is obvious, for the classical computer, and especially for the quantum computer technology in the early development stage, the operating system of the quantum computer can determine the computing efficiency and stability of the quantum computer, and further determine the practical degree of the quantum computer, so the operating system of the quantum computer is urgently needed to be developed.
Disclosure of Invention
The application aims to provide a quantum computer operating system and a quantum computer, so as to solve the defects in the prior art, realize the scheduling processing of quantum computing tasks, improve the computing efficiency and stability of the quantum computer, and further improve the practical degree of the quantum computer.
One aspect of the present application provides a quantum computer operating system, comprising:
the quantum bit management service module is used for acquiring the current topological structure of the available quantum bits on the quantum chip;
the quantum computing task scheduling management service module is used for determining a quantum computing task to be processed from the current unprocessed quantum computing task, wherein the quantum bit number required by the quantum computing task to be processed is less than or equal to the quantum bit number in the current topological structure;
a compiling and optimizing service module for compiling the quantum computing task to be processed to obtain an executable quantum circuit executable on the quantum chip;
the quantum computing task scheduling management service module is further configured to determine a quantum computing task to be allocated according to the priority of the executable quantum line, where: the priority of the executable quantum circuit is determined according to the execution time of the quantum chip executing the executable quantum circuit and the waiting time of the corresponding quantum computing task;
and the communication module is used for communicating with the quantum computer hardware for realizing the distribution, execution and execution result feedback of the quantum computing task to be distributed.
The quantum computer operating system as described above, wherein optionally the available qubits include unused and aligned qubits.
The operating system of the quantum computer as described above, wherein optionally, the quantum computer hardware includes a quantum measurement and control system, and the quantum measurement and control system is configured to provide a signal to the quantum chip and receive an output signal of the quantum chip;
the communication module is used for sending first instruction data and receiving first result data from the quantum measurement and control system, wherein: the first instruction data is used for controlling the quantum measurement and control system to output signals which are acceptable by the quantum chips corresponding to the quantum computing tasks to be distributed.
The quantum computer operating system as described above, wherein optionally, the quantum computer hardware further comprises a dilution refrigerator, the dilution refrigerator being configured to provide an operating temperature of the quantum chip;
the communication module is further configured to send second instruction data, where the second instruction data is used to control the dilution refrigerator to be at a set temperature.
The quantum computer operating system as described above, wherein optionally the quantum computer operating system further comprises:
and the automatic calibration service module is used for calibrating the quantum bit on the quantum chip so as to improve the available condition of the quantum bit on the quantum chip by improving the fidelity of the quantum bit.
The quantum computer operating system as described above, wherein optionally, the quantum computer operating system further comprises:
and the user interaction module is used for providing an interaction window of quantum computation related operation for a user.
The quantum computer operating system as described above, wherein optionally, the quantum computing related operation includes one or a combination of a quantum measurement and control experiment operation, a quantum computer hardware parameter setting operation, and a console.
The quantum computer operating system as described above, wherein optionally the quantum measurement and control experiment comprises one or a combination of a qubit energy spectrum experiment, a qubit relaxation time and/or coherence time determination experiment, a qubit logic gate determination and/or a calibration experiment.
The quantum computer operating system as described above, wherein optionally the quantum computer operating system further comprises:
and the equipment monitoring service module is used for monitoring the working state of the quantum computer hardware.
Another aspect of the present application provides a quantum computer, which is the above-mentioned quantum computer operating system.
Compared with the prior art, the quantum operating system provided by the application obtains the current topological structure of the available quantum bit on the quantum chip through the quantum bit management service module; the quantum computing task scheduling management service module determines a quantum computing task to be processed from the quantum computing task which is not processed currently by combining with the current topological structure, the compiling optimization service module compiles the quantum computing task to be processed to obtain an executable quantum circuit which can be executed on the quantum chip, the quantum computing task scheduling management service module determines the quantum computing task to be allocated according to the priority of the executable quantum circuit, and the communication module communicates with quantum computer hardware for realizing the allocation, execution and execution result feedback of the quantum computing task to be allocated, so that the scheduling execution processing of the quantum computing task is realized. In the process of determining and processing the quantum computing task to be distributed, the process is carried out based on the current topological structure of available quantum bits on a quantum chip, and the quantum computing task to be processed is compiled into an executable quantum circuit which can be executed on the quantum chip, so that the scheduling processing of the quantum computing task is realized, the quantum computing resources from the quantum chip are fully considered, and the computing efficiency of a quantum computer is improved; meanwhile, the quantum computing task to be processed is converted into an executable quantum circuit which can be executed on the quantum chip through compiling processing, so that the stability of the quantum computer is improved, and further the practical degree of the quantum computer is improved.
Drawings
FIG. 1 is a schematic diagram of a quantum computer operating system provided in an embodiment of the present application;
FIG. 2.1 is a quantum wire used in one embodiment;
FIG. 2.2 is a quantum chip topology used in one embodiment;
fig. 2.3 is a quantum chip topology used in one embodiment.
Detailed Description
The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present application and are not to be construed as limiting the present application.
Quantum computers are physical devices that perform high-speed mathematical and logical operations, store and process quantum information in compliance with the laws of quantum mechanics. When a device processes and calculates quantum information and runs a quantum algorithm, the device is a quantum computer.
It should be noted that a true quantum computer is a hybrid structure, which includes two major components: one part is a first quantum computing hardware device which is responsible for the operation and calculation of a quantum program to realize the conversion and control of a control instruction; the other part is a second quantum computing hardware device which is responsible for executing a quantum program to realize quantum computing. The first quantum computing hardware device communicates with the second quantum computing hardware device, and the first quantum computing hardware device controls operation of the second quantum computing hardware device.
The quantum program is a string of instruction sequences which are written by quantum languages such as Qrun languages and can run on a quantum computer, so that the support on the operation of a quantum logic gate is realized, and the quantum computation is finally realized.
In particular, a quantum program is a sequence of instructions that operate quantum logic gates in a time sequence. A quantum circuit, which is an embodiment of a quantum program and also a weighing sub-logic circuit, is the most common general quantum computation model, and represents a circuit that operates on a quantum bit under an abstract concept, and the circuit includes the quantum bit, a circuit (timeline), and various quantum logic gates, and finally, a result is often read through a quantum measurement operation.
Unlike conventional circuits that are connected by metal lines to pass either voltage or current signals, in quantum circuits, the lines can be viewed as being connected by time, i.e., the state of a qubit evolves naturally over time, in the process being operated on as indicated by the hamiltonian until a logic gate is encountered.
A quantum program corresponds to an overall quantum circuit as a whole, and the quantum program refers to the overall quantum circuit, wherein the total number of quantum bits in the overall quantum circuit is the same as the total number of quantum bits of the quantum program. It can be understood that: a quantum program may consist of quantum wires, measurement operations for quantum bits in the quantum wires, registers to hold measurement results, and control flow nodes (jump instructions), and a quantum wire may contain tens to hundreds or even thousands of quantum logic gate operations. The execution process of the quantum program is a process executed for all the quantum logic gates according to a certain time sequence. It should be noted that timing is the time sequence in which the single quantum logic gate is executed.
It should be noted that, in the classical calculation, the most basic unit is a bit, and the most basic control mode is a logic gate, and the purpose of controlling the circuit can be achieved through the combination of the logic gates. Similarly, the way qubits are handled is quantum logic gates. The quantum state can be evolved using quantum logic gates, which are the basis for forming quantum circuits, and which are generally represented using unitary matrices, which are not only matrix forms, but also an operation and transformation. The quantum logic gate is defined in terms of the number of qubits that are active. A single-bit qubit logic gate, as defined as acting on a qubit, is common to the basic single-qubit logic gates: hadamard gate (H gate, Aldamard gate), Pauli-X gate (X gate), Pauli-Y gate (Y gate), Pauli-Z gate (Z gate), RX gate, RY gate, RZ gate, etc.; the definition acting on the two qubits is a two-bit quantum logic gate, such as common basic two-bit quantum logic gates, such as a CNOT gate and an istap gate, an operation matrix corresponding to the basic two-bit quantum logic gate is 4 x 4 dimensional, and the element value in the operation matrix is determined at the same time, and any two-qubit logic gates U acting on the two qubits are also provided, and the corresponding operation matrix is 4 x 4 dimensional, but the element value in the operation matrix is uncertain and is set by a programmer as required; a multi-bit quantum logic gate such as a toffee gate, etc.
In the implementation process of quantum computing, a quantum operating system arranged in a first quantum computing hardware device can determine the computing efficiency and stability of a quantum computer, and further determines the practical degree of the quantum computer, so that the quantum computer operating system is urgently needed to be developed.
As shown in fig. 1, an embodiment of the present application provides a quantum computer operating system, including: a quantum bit management service module 101, a quantum computing task scheduling management service module 102, a compilation optimization service module 103 and a communication module 104.
Specifically, the qubit management service module 101 is configured to obtain a current topology structure of available qubits on the quantum chip; the quantum computing task scheduling management service module 102 is configured to determine a quantum computing task to be processed from a current quantum computing task that is not processed, where a quantum bit number required by the quantum computing task to be processed is less than or equal to a quantum bit number in the current topological structure; the compiling and optimizing service module 103 is configured to compile the to-be-processed quantum computing task to obtain an executable quantum line that can be executed on the quantum chip; the quantum computing task scheduling management service module 102 is further configured to determine a quantum computing task to be allocated according to the priority of the executable quantum wire, where: the priority of the executable quantum circuit is determined according to the execution time of the quantum chip executing the executable quantum circuit and the waiting time of the corresponding quantum computing task; the communication module 104 is used for communication with quantum computer hardware for realizing allocation, execution and execution result feedback of the quantum computing task to be allocated.
According to the quantum operating system provided by the embodiment of the application, the current topological structure of the available quantum bit on the quantum chip is obtained through the quantum bit management service module; the quantum computing task scheduling management service module is used for determining a quantum computing task to be processed from the quantum computing tasks which are not processed currently by combining with the current topological structure, the compiling optimization service module is used for compiling the quantum computing task to be processed to obtain an executable quantum circuit which can be executed on the quantum chip, the quantum computing task scheduling management service module is also used for determining the quantum computing task to be allocated according to the priority of the executable quantum circuit, and the communication module is used for communicating with quantum computer hardware for realizing allocation, execution and execution result feedback of the quantum computing task to be allocated. In the process of determining and processing the quantum computing task to be distributed, the process is carried out based on the current topological structure of available quantum bits on a quantum chip, and the quantum computing task to be processed is compiled into an executable quantum circuit which can be executed on the quantum chip, so that the scheduling processing of the quantum computing task is realized, the quantum computing resources from the quantum chip are fully considered, and the computing efficiency of a quantum computer is improved; meanwhile, the quantum computing task to be processed is converted into an executable quantum circuit which can be executed on the quantum chip through compiling processing, so that the stability of the quantum computer is improved, and further the practical degree of the quantum computer is improved.
The quantum chip is a processor for performing quantum computation in a quantum computer, and the qubits included in the quantum chip are processing units of the processor. Under the development of quantum chip hardware manufacturing technology, the increase and utilization of the quantum bit number contained in the quantum chip are one of the factors restricting quantum computing power, so that the quantum bit on the quantum chip needs to be reasonably and fully called in quantum computing task scheduling.
The topological structure of the quantum chip reflects the spatial characteristics of the quantum bits on the quantum chip, the spatial characteristics determine the usable condition of the quantum chip as a computing resource, and the spatial characteristics of the quantum bits comprise the number, the positions and the connection relations of the quantum bits contained in the quantum chip.
The current topological structure of the quantum chip reflects the current available use condition of the quantum chip as a computing resource and can be determined according to the available condition of quantum bits on the quantum chip. Examples of qubit availability include: the occupation condition of the qubit and the condition whether the qubit can be used or not determined by the fidelity of the qubit, and the qubit with high fidelity can be obtained by calibration.
In the process of compiling the to-be-processed quantum computing task to obtain the executable quantum line executable on the quantum chip, the process also needs to be carried out based on the topological structure of the quantum chip. Specifically, on the one hand, the current computing resources of the quantum chip which need to be satisfied can be executed on the quantum chip, and the current computing resources are determined by the quantum bit number contained in the current topological structure of the quantum chip; on the other hand, it needs to be satisfied that the quantum logic gate included in the quantum circuit can be implemented in the quantum bit on the quantum chip, for example, if one or two quantum logic gates included in the quantum circuit correspond to two characteristic bits, and when the two characteristic bits are mapped to the quantum chip, an edge connection is required between two mapped bit bits, then the two quantum logic gates can be directly implemented on the quantum chip.
Therefore, in order to obtain an executable quantum wire executable on the quantum chip, it is necessary to compile the to-be-processed quantum wire according to the current topology of the quantum chip, so as to process the quantum logic gate included in the to-be-processed quantum wire into a quantum logic gate directly executable on the quantum chip, where the quantum wire formed by the latter is an executable quantum wire.
For example, the compiling process for the quantum wire to be processed may include:
establishing a quantum bit mapping relation between quantum bits contained in the quantum circuit and quantum bits contained in the current topological structure of the quantum chip; processing the quantum wire based on the quantum bit mapping relationship to obtain an executable quantum wire containing each quantum logic gate executable directly on the quantum chip.
Specifically, the mapping relationship between the quantum bits included in the quantum circuit and the quantum bits included in the current topological structure of the quantum chip needs to be established by considering the mapping relationship between the quantum bit numbers and the mapping relationship between the connection relationships between the quantum bits, and the connection relationship between the quantum bits is determined in the quantum circuit through a quantum logic gate; the connection relation between the quantum bits is determined in the current topological structure of the quantum chip according to the space characteristics of the quantum bits on the quantum chip.
Illustratively, a mapping example is provided in which both the quantum bit number and the quantum bit connection relationship are satisfied, and as shown in fig. 2.1, quantum wires H1, U (1, 2), CNOT (2, 3), CNOT (2, 4) respectively indicate that H gates act on q1, U gates act on q1 and q2 simultaneously, CNOT gates act on q2 and q3 simultaneously, and CNOT gates act on q2 and q4 simultaneously. The quantum wire contains four qubits and requires a connection between q1 and q2, a connection between q2 and q3, and a connection between q2 and q 4.
The quantum chip topology shown in fig. 2.2 includes 6 qubits in total, namely Q1, Q2, Q3, Q4, Q5 and Q6, so that the quantum chip topology shown in fig. 2.2 and the quantum wires shown in fig. 2.1 satisfy the basic mapping condition of the quantum bit quantity; considering the connection relationship between qubits in the quantum wires as shown in fig. 2.1 and the connection relationship between qubits in the quantum chip topology as shown in fig. 2.2, the mapping result is determined as Q2 mapped onto Q3 or Q4, and then the mapping bits corresponding to Q1, Q3 and Q4 are determined as needed, illustratively Q1, Q4 and Q5, respectively.
Then, a process of processing the quantum wire based on the quantum bit mapping relationship to obtain an executable quantum wire that can be directly executed on the quantum chip by each contained quantum logic gate is performed, and the process processes the quantum wire, for example, optimization of the quantum wire; the optimization operation of the quantum wire may be, for example, simplified optimization of the quantum wire by deleting two adjacent quantum logic gates whose common operation result is an identity matrix, or other optimization operations performed on the quantum wire, and is not limited in particular.
As another example, a mapping example in which the number of qubits is satisfied but the connection relationship of the qubits is not satisfied is provided, and as shown in fig. 2.1, the quantum lines H1, U (1, 2), CNOT (2, 3), CNOT (2, 4) respectively indicate that H gates act on q1, CNOT gates act on q1 and q2 simultaneously for the first time, CNOT gates act on q2 and q3 simultaneously, and CNOT gates act on q2 and q4 simultaneously. The quantum wire contains four qubits and requires a connection between q1 and q2, a connection between q2 and q3, and a connection between q2 and q 4.
Fig. 2.3 shows a quantum chip topology when Q3 is not used, which includes 5 qubits in total, Q1, Q2, Q4, Q5 and Q6, so that the quantum chip topology shown in fig. 2.3 and the quantum wires shown in fig. 2.1 satisfy the basic qubit mapping condition; considering the connection relationship between qubits in the quantum wires as shown in fig. 2.1 and the connection relationship between qubits in the quantum chip topology as shown in fig. 2.3, the mapping result Q2 is determined to be mapped onto Q4, and then the mapping bits corresponding to Q1, Q3 and Q4, illustratively Q1, Q2 and Q6, respectively, are determined as needed.
At this time, the U (1, 2) gate in the quantum wire as shown in fig. 2.1 cannot be directly implemented, and then a process of processing the quantum wire based on the qubit mapping relationship to obtain an executable quantum wire that can be directly executed on the quantum chip by each contained qubit logic gate is entered, and the process processes the quantum wire, illustratively, one of decomposition of any two qubit logic gates, decomposition of multiple qubit logic gates, or a combination thereof.
The execution time of the executable quantum wire may be determined based on the timing of the quantum wire, which represents the execution sequence and time of each quantum logic gate included in the quantum wire, and the time required for executing the quantum wire may be reflected based on the timing.
It is understood that the available qubits include unused and calibrated qubits, and qubits satisfying this condition can improve the accuracy with which quantum computation tasks are scheduled, improving the accuracy of quantum computation.
The quantum computer hardware of this embodiment may include a quantum measurement and control system, where the quantum measurement and control system is configured to provide a signal to the quantum chip and receive an output signal of the quantum chip;
the communication module is used for sending first instruction data and receiving first result data from the quantum measurement and control system, wherein: the first instruction data is used for controlling the quantum measurement and control system to output signals which are acceptable by the quantum chips corresponding to the quantum computing tasks to be distributed.
Illustratively, the quantum monitoring system includes a voltage source, a digital-to-analog converter, an analog-to-digital converter, etc. for converting the first instruction data into an analog signal executable by the quantum chip, and the analog signal represents the corresponding executable quantum line, so that the first instruction data is data that can be received by the quantum monitoring system corresponding to the executable quantum line.
Meanwhile, the quantum measurement and control system collects analog signals after the quantum chip executes the quantum computing task, converts the analog signals into first result data, and sends the first result data to the quantum computing task scheduling management service module through the communication module.
The quantum computer hardware of this embodiment may further include a dilution refrigerator, where the dilution refrigerator is configured to provide an operating temperature of the quantum chip; the communication module is further configured to send second instruction data, where the second instruction data is used to control the dilution refrigerator to be at a set temperature.
Specifically, the second instruction data may be pre-configured or automatically adjusted, and is exemplarily regulated and controlled by a preset regulation and control system according to the monitored temperature of the dilution refrigerator, and the preset regulation and control system is exemplarily a control system based on a PID (proportional integral derivative) control algorithm.
The quantum computer operating system in this embodiment further includes: and the automatic calibration service module is used for calibrating the quantum bit on the quantum chip so as to improve the availability of the quantum bit on the quantum chip by improving the fidelity of the quantum bit.
It can be understood that, in the operating system of the quantum computer, the automatic calibration service module provides calibration procedures, algorithms, and the like for implementing the calibration of the qubits, and these calibration procedures, algorithms, and the like are sent to the second quantum computing hardware device through the communication module in the form of instructions to implement the calibration of the qubits on the quantum chip of the second quantum computing hardware.
The quantum computer operating system further comprises a user interaction module, and the user interaction module is used for providing an interaction window of quantum computing related operation for a user.
Illustratively, the quantum computing-related operation includes one or a combination of quantum measurement and control experiment operation, quantum computer hardware parameter setting operation and a console.
Exemplary such quantum measurement and control experiments include one or a combination of qubit spectroscopy experiments, qubit relaxation time and/or coherence time determination experiments, qubit logic gate determination and/or calibration experiments. It should be noted that the qubit energy spectrum experiment is used to calibrate the frequency of the qubit, the qubit relaxation time determination experiment is used to determine the relaxation time of the qubit, and the qubit coherence time determination experiment is used to determine the coherence time of the qubit, and it can be understood that the relaxation time and the coherence time are two main parameters of the qubit. Qubit logic gate determination calibration experiments are used to determine the analog signals required to implement the qubit logic gates, and qubit logic gate calibration experiments are used to calibrate the analog signals required to implement the qubit logic gates. The quantum computer hardware parameter setting operation exemplarily comprises measurement and control system related parameter setting, or dilution refrigerator related parameter setting and the like; the present embodiment is not particularly limited.
The quantum computer operating system in the embodiment of the application further comprises: and the equipment monitoring service module is used for monitoring the working state of the quantum computer hardware.
It should be noted that, in the present application, the quantum computer hardware is the second quantum computing hardware device described above, and includes quantum chip hardware, dilution refrigerator hardware providing a quantum chip operating environment, and measurement and control system hardware providing an analog signal required by the operation of the quantum chip.
Another embodiment of the present application provides a quantum computer comprising the quantum computer operating system of any one of the above.
The construction, features and functions of the present application are described in detail in the embodiments illustrated in the drawings, which are only preferred embodiments of the present application, but the present application is not limited by the drawings, and all equivalent embodiments that can be modified or changed according to the idea of the present application are within the scope of the present application without departing from the spirit of the present application.
Claims (10)
1. A quantum computer operating system, comprising:
the quantum bit management service module is used for acquiring the current topological structure of the available quantum bits on the quantum chip;
the quantum computing task scheduling management service module is used for determining a quantum computing task to be processed from the current unprocessed quantum computing task, wherein the quantum bit number required by the quantum computing task to be processed is less than or equal to the quantum bit number in the current topological structure;
a compiling and optimizing service module for compiling the quantum computing task to be processed to obtain an executable quantum circuit executable on the quantum chip;
the quantum computing task scheduling management service module is further configured to determine a quantum computing task to be allocated according to the priority of the executable quantum line, where: the priority of the executable quantum circuit is determined according to the execution time of the quantum chip executing the executable quantum circuit and the waiting time of the corresponding quantum computing task;
and the communication module is used for communicating with the quantum computer hardware for realizing the distribution, execution and execution result feedback of the quantum computing task to be distributed.
2. The quantum computer operating system of claim 1, wherein the available qubits comprise unused and calibrated qubits.
3. The quantum computer operating system of claim 1, wherein the quantum computer hardware comprises a quantum instrumentation system for providing signals to the quantum chip and receiving output signals of the quantum chip;
the communication module is used for sending first instruction data and receiving first result data from the quantum measurement and control system, wherein: the first instruction data is used for controlling the quantum measurement and control system to output signals which correspond to the quantum chips to be distributed with the quantum computing tasks and are acceptable.
4. The quantum computer operating system of claim 1, wherein the quantum computer hardware further comprises a dilution refrigerator for providing an operating temperature of the quantum chip;
the communication module is further configured to send second instruction data, where the second instruction data is used to control the dilution refrigerator to be at a set temperature.
5. The quantum computer operating system of claim 1, further comprising:
and the automatic calibration service module is used for calibrating the quantum bit on the quantum chip so as to improve the available condition of the quantum bit on the quantum chip by improving the fidelity of the quantum bit.
6. The quantum computer operating system of claim 1, further comprising:
and the user interaction module is used for providing an interaction window of quantum computing related operation for a user.
7. The quantum computer operating system of claim 6, wherein the quantum computing-related operations comprise one or a combination of quantum measurement and control testing operations, quantum computer hardware parameter setting operations, and a console.
8. The quantum computer operating system of claim 7, wherein the quantum measurement and control experiment comprises one or a combination of a qubit spectroscopy experiment, a qubit relaxation time and/or coherence time determination experiment, a qubit logic gate determination and/or a calibration experiment.
9. The quantum computer operating system of claim 1, further comprising:
and the equipment monitoring service module is used for monitoring the working state of the quantum computer hardware.
10. A quantum computer, characterized in that it comprises a quantum computer operating system according to any of claims 1-9.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110179682.7A CN114912615A (en) | 2021-02-07 | 2021-02-07 | Quantum computer operating system and quantum computer |
| US18/276,096 US20240119329A1 (en) | 2021-02-07 | 2022-01-28 | Quantum computer operating system, quantum computer and readable storage medium |
| EP22749130.5A EP4290419A1 (en) | 2021-02-07 | 2022-01-28 | Quantum computer operating system, quantum computer, and readable storage medium |
| PCT/CN2022/074798 WO2022166851A1 (en) | 2021-02-07 | 2022-01-28 | Quantum computer operating system, quantum computer, and readable storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110179682.7A CN114912615A (en) | 2021-02-07 | 2021-02-07 | Quantum computer operating system and quantum computer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114912615A true CN114912615A (en) | 2022-08-16 |
Family
ID=82762334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110179682.7A Pending CN114912615A (en) | 2021-02-07 | 2021-02-07 | Quantum computer operating system and quantum computer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114912615A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117234524A (en) * | 2023-11-15 | 2023-12-15 | 北京量子信息科学研究院 | Quantum cloud computing compiling method and device |
-
2021
- 2021-02-07 CN CN202110179682.7A patent/CN114912615A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117234524A (en) * | 2023-11-15 | 2023-12-15 | 北京量子信息科学研究院 | Quantum cloud computing compiling method and device |
| CN117234524B (en) * | 2023-11-15 | 2024-01-26 | 北京量子信息科学研究院 | Quantum cloud computing compiling method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2020151129A1 (en) | Quantum machine learning framework construction method and apparatus, and quantum computer and computer storage medium | |
| KR20200092994A (en) | SOFTWARE-DEFINED Quantum Computer | |
| US20110191759A1 (en) | Interactive Capacity Planning | |
| US7865896B2 (en) | Facilitating scheduling of jobs by decoupling job scheduling algorithm from recorded resource usage and allowing independent manipulation of recorded resource usage space | |
| US20140007044A1 (en) | Source Code Generator for Software Development and Testing for Multi-Processor Environments | |
| Isaila et al. | Collective I/O tuning using analytical and machine learning models | |
| CN110942152B (en) | Quantum chip system, quantum computing processing system and electronic equipment | |
| Maroosi et al. | A parallel membrane inspired harmony search for optimization problems: A case study based on a flexible job shop scheduling problem | |
| WO2022206842A1 (en) | Quantum circuit compilation method and device, compilation framework and quantum operating system | |
| CN111031130A (en) | Measurement and control system | |
| CN114912615A (en) | Quantum computer operating system and quantum computer | |
| CN114912618A (en) | Quantum computing task scheduling method and device and quantum computer operating system | |
| CN114912620A (en) | Quantum computer operating system, quantum computer and readable storage medium | |
| US20240119329A1 (en) | Quantum computer operating system, quantum computer and readable storage medium | |
| US20230409302A1 (en) | Computer-readable recording medium storing conversion program and conversion processing method | |
| WO2022228224A1 (en) | Quantum computing task execution method and apparatus, and quantum computer operating system | |
| WO2022267854A1 (en) | Method, system and apparatus for processing quantum computing task, and operating system | |
| Schauer et al. | Internet of things service systems architecture | |
| Yang et al. | Playing games with scenario-and resource-aware SDF graphs through policy iteration | |
| Lößer et al. | Bottlemod: Modeling data flows and tasks for fast bottleneck analysis | |
| CN110415162B (en) | Adaptive graph partitioning method facing heterogeneous fusion processor in big data | |
| Kiskis et al. | SWSL: A synthetic workload specification language for real-time systems | |
| Sen et al. | Predictive price-performance optimization for serverless query processing | |
| US10929177B2 (en) | Managing resources for multiple trial distributed processing tasks | |
| US20240160977A1 (en) | Quantum circuit compilation method, device, compilation framework and quantum operating system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 230088 6th floor, E2 building, phase II, innovation industrial park, 2800 innovation Avenue, Hefei high tech Zone, Hefei City, Anhui Province Applicant after: Benyuan Quantum Computing Technology (Hefei) Co.,Ltd. Address before: 230088 6th floor, E2 building, phase II, innovation industrial park, 2800 innovation Avenue, Hefei high tech Zone, Hefei City, Anhui Province Applicant before: ORIGIN QUANTUM COMPUTING COMPANY, LIMITED, HEFEI |