CN114785745A - Method for configuring equipment resources and switch - Google Patents
Method for configuring equipment resources and switch Download PDFInfo
- Publication number
- CN114785745A CN114785745A CN202210290174.0A CN202210290174A CN114785745A CN 114785745 A CN114785745 A CN 114785745A CN 202210290174 A CN202210290174 A CN 202210290174A CN 114785745 A CN114785745 A CN 114785745A
- Authority
- CN
- China
- Prior art keywords
- bus
- pcie switch
- switch
- resources
- port
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 241001233242 Lontra Species 0.000 claims description 8
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000007726 management method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/08—Configuration management of networks or network elements
- H04L41/0803—Configuration setting
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The present specification provides a method and a switch for configuring device resources, the method comprising: acquiring the distributable maximum BUS BUS resource and total memory resource according to the number of the supportable screen plates of the network equipment and/or the number of the equipment hung below each screen plate, acquiring the corresponding BUS resource from the maximum BUS BUS resource according to the target BUS BUS resource required by each screen plate, equally dividing the total memory resource according to the number of the supportable screen plates, and distributing the equally divided memory resource to the corresponding screen plate interface. By the method, the product cost can be effectively reduced.
Description
Technical Field
The present disclosure relates to the field of communications technologies, and in particular, to a method for configuring device resources and a switch.
Background
With the rapid development of the internet, machine rooms and data centers are also constructed in large scale, and frame devices such as mainframe frame switches, firewalls, storage devices and the like also play a crucial role as core devices therein.
Disclosure of Invention
The embodiment of the disclosure provides a method for configuring device resources and a switch, by which a web board can remove a CPU, and product cost can be greatly reduced without affecting services.
The embodiment of the present disclosure provides a method for configuring device resources, which is applied to a network device, where the network device includes: the method comprises a main control board and a plurality of net boards, and comprises the following steps:
acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the network boards which can be supported by the network equipment and/or the number of equipment hung below each network board;
acquiring corresponding BUS resources from the maximum BUS resources according to the target BUS resources required by each screen plate;
and equally dividing the total memory resources according to the number of supportable screen plates, and distributing the equally divided memory resources to corresponding screen plate interfaces.
According to the method, the network equipment can allocate the corresponding BUS resources and memory resources for the screen, so that after a user inserts the screen into the network equipment, the screen can be enabled by directly utilizing the content resources of the corresponding BUS resources, a CPU does not need to be configured on the screen, and the cost of a product is effectively reduced.
Wherein, the main control board includes: CPU and first PCIe Switch, the said otter board includes: a second PCIe Switch and a Switch chip,
the CPU is connected with an UP port of a first PCIe Switch, a DOWN port of the first PCIe Switch is connected with an UP port of a second PCIe Switch of the network board, and a DOWN port of the second PCIe Switch is connected with the exchange chip.
The method further comprises the following steps: and the main control board takes the obtained maximum BUS resource as a first Subordinate BUS value of the UP port of the first PCIe Switch.
Wherein, the obtaining the corresponding BUS resource from the maximum BUS resource according to the target BUS resource needed by each screen plate comprises:
acquiring target BUS resources required by the screen plate, acquiring corresponding BUS resources from the boot BUS Number of the UP port of the first PCIe Switch, and using the BUS resources as a second boot BUS Number of the DOWN port of the first PCIe Switch connected with the corresponding screen plate; alternatively, the first and second electrodes may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the maximum target BUS resources from the target BUS resources, equally dividing the Subordinate BUS Number of the UP port of the first PCIe Switch by using the maximum target BUS resources, and taking the equally divided result as the second Subordinate BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
The network device further includes: a standby main control board is arranged on the main control board,
the standby main control board comprises: the CPU and the third PCIe Switch, and the third PCIe Switch is connected with the network board.
The disclosed embodiment also provides a switch, the switch includes: the main control board and a plurality of otter board, the main control board includes: CPU and first PCIe Switch, each otter board includes: the CPU is connected with the UP port of the first PCIe Switch, the DOWN port of the first PCIe Switch is connected with the UP port of the second PCIe Switch of the network board, the DOWN port of the second PCIe Switch is connected with the Switch chip, and the Switch further comprises:
the first acquisition module is used for acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the network boards which can be supported by the switch and/or the number of devices hung under each network board;
the second acquisition resource is used for acquiring corresponding BUS resources from the maximum BUS resources according to the target BUS resources required by each screen plate;
and the distribution module is used for equally dividing the total memory resources according to the number of supportable network boards and distributing the equally divided memory resources to corresponding network board interfaces.
The first obtaining module is further configured to use the obtained maximum BUS resource as a first Subordinate BUS value of an UP port of the first PCIe Switch.
The second obtaining module is specifically configured to obtain a target BUS resource required by the network board, obtain a corresponding BUS resource from a trunk BUS Number of an UP port of the first PCIe Switch, and use the BUS resource as a second trunk BUS Number of a DOWN port of the first PCIe Switch connected to the corresponding network board; alternatively, the first and second liquid crystal display panels may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the largest target BUS resources from the target BUS resources, equally dividing the subframe BUS Number of the UP port of the first PCIe Switch by using the largest target BUS resources, and taking the equally divided result as the second subframe BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
The switch further comprises: a standby main control board, the standby main control board includes: a CPU and a third PCIe Switch;
and the UP port of the third PCIe Switch is connected with the CPU of the standby control board, and the DOWN port of the third PCIe Switch is connected with the NT port of the second PCIe Switch.
The embodiment of the present disclosure further provides a switch, where the switch includes: a memory, a processor and a program stored on the memory and executable on the processor, the program implementing any of the above method steps when executed by the processor.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with this specification and, together with the description, serve to explain the principles of the specification.
Fig. 1 is a schematic flowchart of a method for configuring device resources according to an embodiment of the present disclosure.
Fig. 2 is a schematic structural architecture diagram of a network device according to an embodiment of the present disclosure.
Detailed Description
Reference will now be made in detail to the exemplary embodiments, examples of which are illustrated in the accompanying drawings. When the following description refers to the accompanying drawings, like numbers in different drawings represent the same or similar elements unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present specification. Rather, they are merely examples of apparatus and methods consistent with certain aspects of the specification, as detailed in the appended claims.
The terminology used in the description herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the description. As used in this specification and the appended claims, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.
It should be understood that although the terms first, second, third, etc. may be used herein to describe various information, these information should not be limited to these terms. These terms are only used to distinguish one type of information from another. For example, the first information may also be referred to as second information, and similarly, the second information may also be referred to as first information, without departing from the scope of the present specification. The word "if" as used herein may be interpreted as "at … …" or "when … …" or "in response to a determination", depending on the context.
The inventor finds that in the frame type switch equipment, the network board mainly plays a role in forwarding flow through the switch chip, the cpu is not needed in the process, the cpu on the network board can be cut for maximizing the utilization of the chip, and the existing management scheme of the main control board cannot manage the network board without the cpu, so that a novel management method needs to be researched, and the network board without the cpu can meet the functions of hot plug and main/standby switching.
To solve the foregoing technical problem, an embodiment of the present disclosure provides a method for configuring device resources, as shown in fig. 1, where the method is applied to a network device, and the network device includes: the method comprises a main control board and a plurality of net boards, and comprises the following steps:
s101, acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the network boards which can be supported by the network equipment and/or the number of equipment hung below each network board;
s102, acquiring corresponding BUS resources from the maximum BUS resources according to target BUS resources required by each screen plate;
s103, the total memory resources are equally divided according to the number of supportable screen boards, and the equally divided memory resources are distributed to the corresponding screen board interfaces.
In step S101, an administrator may determine the number of network boards supportable by the network device according to the interface configured in the network device and used for connecting the network boards, and may obtain the maximum BUS resource and the total memory resource that can be allocated according to the number of the network boards.
For example, if it is determined that the number of supportable screens is 7, and 5 buses are allocated to each screen according to the application scenario of the network device, the allocable maximum BUS is 7 × 5 — 35.
In other embodiments, the administrator may also obtain the number of devices hung under each screen board, for example, the network device supports 7 screen boards, and according to the application of the network device, it is determined that the number of devices hung under the screen board 1 is 3, the number of devices hung under the screen board 2 is 1, the number of devices hung under the screen board 3 is 5, the number of devices hung under the screen board 4 is 2, the number of devices hung under the screen board 5 is 6, the number of devices hung under the screen board 6 is 3, and the number of devices hung under the screen board 7 is 5, at this time, the number of devices hung under each screen board is the largest, that is, 6, and the largest BUS is obtained based on 6, that is, 6 × 7 — 42 BUS buses.
In other embodiments, after acquiring the number of devices hung under each screen board, the administrator may reserve corresponding BUS numbers for different screen boards, and use the sum of the reserved BUS numbers as the maximum BUS.
In step S102, a corresponding BUS resource may be obtained from the maximum BUS resource according to the target BUS resource required by each screen.
Specifically, if the maximum BUS resource is determined according to the number of supportable screens, the maximum BUS resource may be equally divided according to the number of supportable screens, and the equally divided result may be allocated to each screen.
For example, if the number of supportable screens is determined to be 7 and the maximum BUS resource is determined to be 35, the target BUS resource of each screen is 5.
Specifically, if the BUS resources of the maximum BUS are determined according to the number of devices hung below each screen, the BUS resources corresponding to the number of the devices hung below each screen can be allocated according to the number of the devices hung below each screen.
For example, the number of devices hung under the screen 1 is 3, the number of devices hung under the screen 2 is 1, the number of devices hung under the screen 3 is 5, the number of devices hung under the screen 4 is 2, the number of devices hung under the screen 5 is 6, the number of devices hung under the screen 6 is 3, and the number of devices hung under the screen 7 is 5, then 3 devices can be allocated to the screen 1, 1 device can be allocated to the screen 2, 5 devices can be allocated to the screen 3, 2 devices can be allocated to the screen 4, 6 devices can be allocated to the screen 5, 3 devices can be allocated to the screen 6, and 5 devices can be allocated to the screen 7.
For example, if the maximum BUS resources are obtained based on the BUS number with the largest number of devices hanging down from each screen, the maximum BUS number may be equally divided and the result of the equal division may be assigned to each screen.
For example, the number of devices hung under the screen plate 1 is 3, the number of devices hung under the screen plate 2 is 1, the number of devices hung under the screen plate 3 is 5, the number of devices hung under the screen plate 4 is 2, the number of devices hung under the screen plate 5 is 6, the number of devices hung under the screen plate 6 is 3, the number of devices hung under the screen plate 7 is 5, the maximum BUS number is 6 × 7 ═ 42, and 6 BUS resources are respectively distributed to the screen plates 1-7.
As shown in fig. 2, the main control board of the network device includes: CPU and first PCIe Switch, the said otter board includes: the CPU of the main control board is connected with the UP port of the first PCIe Switch, the DOWN port of the first PCIe Switch is connected with the UP port of the second PCIe Switch of the network board, and the DOWN port of the second PCIe Switch of the network board is connected with the switching chip.
Meanwhile, fig. 2 further includes a standby main control board, and the standby main control board includes: the CPU and the third PCIe Switch, and the third PCIe Switch is connected with the network board.
The DOWN ports of the first PCIe Switch and the third PCIe Switch of the main/standby main control board are respectively connected with the UP and NT of the second PCIe Switch on the network board, the NT can isolate the PCI domains of the two main controls, so that the PCI address spaces of the two processors in the system are not conflicted, and only the main control connected with the UP port of the second PCIe Switch of the network board can manage the switching chip on the network board at the same time
In this embodiment, the main control board uses the obtained maximum BUS resource as the first Subordinate BUS value of the UP port of the first PCIe Switch.
And referring to the method for determining the target BUS resources, acquiring corresponding BUS resources from the maximum BUS resources, and taking the acquired corresponding BUS resources as the second protect BUS Number of the DOWN port of the first PCIe Switch connected to the corresponding network board.
Specifically, a target BUS resource required by the screen board is obtained, and a corresponding BUS resource is obtained from a trunk BUS Number of an UP port of a first PCIe Switch and is used as a second trunk BUS Number of a DOWN port of the first PCIe Switch connected to the corresponding screen board; alternatively, the first and second liquid crystal display panels may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the maximum target BUS resources from the target BUS resources, equally dividing the Subordinate BUS Number of the UP port of the first PCIe Switch by using the maximum target BUS resources, and taking the equally divided result as the second Subordinate BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
After the distribution of the BUS resources and the memory resources is completed, when a screen board is subsequently inserted into the network equipment, the screen board can directly call the BUS resources and the memory resources distributed by the main control board for the corresponding screen board, and then data forwarding work can be enabled.
It can be seen from the above embodiments that the network board in the network device does not need to be configured with a CPU, and the main control board can allocate the memory resource of the BUS resource to the corresponding network board, thereby effectively reducing the cost of the product
Based on the foregoing method embodiments, an embodiment of the present disclosure further provides a switch, where the switch includes: the main control board and a plurality of otter board, the main control board includes: CPU and the first PCIe Switch, each said network board includes: the CPU is connected with the UP port of the first PCIe Switch, the DOWN port of the first PCIe Switch is connected with the UP port of the second PCIe Switch of the network board, and the DOWN port of the second PCIe Switch is connected with the Switch chip, and the Switch further comprises:
the first acquisition module is used for acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the network boards which can be supported by the network equipment and/or the number of equipment hung below each network board;
the second acquisition resource is used for acquiring corresponding BUS resources from the maximum BUS resources according to the target BUS resources required by each screen plate;
and the distribution module is used for equally dividing the total memory resources according to the number of the supportable screen boards and distributing the equally divided memory resources to the corresponding screen board interfaces.
The first obtaining module is further configured to use the obtained maximum BUS resource as a first Subordinate BUS value of an UP port of the first PCIe Switch.
The second obtaining module is specifically configured to obtain a target BUS resource required by the screen board, obtain a corresponding BUS resource from a trunk BUS Number of an UP port of the first PCIe Switch, and use the BUS resource as a second trunk BUS Number of a DOWN port of the first PCIe Switch connected to the corresponding screen board; alternatively, the first and second electrodes may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the largest target BUS resources from the target BUS resources, equally dividing the subframe BUS Number of the UP port of the first PCIe Switch by using the largest target BUS resources, and taking the equally divided result as the second subframe BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
The switch further comprises: a standby main control board, the standby main control board includes: a CPU and a third PCIe Switch;
and the UP port of the third PCIe Switch is connected with the CPU of the standby control board, and the DOWN port of the third PCIe Switch is connected with the NT port of the second PCIe Switch.
Correspondingly, this disclosed embodiment also provides a switch, the switch includes: a memory, a processor and a program stored on the memory and executable on the processor, the program implementing any of the above method steps when executed by the processor.
The foregoing description has been directed to specific embodiments of this disclosure. Other embodiments are within the scope of the following claims. In some cases, the actions or steps recited in the claims may be performed in a different order than in the embodiments and still achieve desirable results. In addition, the processes depicted in the accompanying figures do not necessarily require the particular order shown, or sequential order, to achieve desirable results. In some embodiments, multitasking and parallel processing may also be possible or may be advantageous.
Other embodiments of the present description will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. This specification is intended to cover any variations, uses, or adaptations of the specification following, in general, the principles of the specification and including such departures from the present disclosure as come within known or customary practice within the art to which the specification pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the specification being indicated by the following claims.
It will be understood that the present description is not limited to the precise arrangements that have been described above and shown in the drawings, and that various modifications and changes may be made without departing from the scope thereof. The scope of the present description is limited only by the appended claims.
The above description is only a preferred embodiment of the present disclosure, and should not be taken as limiting the present disclosure, and any modifications, equivalents, improvements, etc. made within the spirit and principle of the present disclosure should be included in the scope of the present disclosure.
Claims (10)
1. A method for configuring device resources, the method being applied to a network device, the network device comprising: the method comprises a main control board and a plurality of net boards, and comprises the following steps:
acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the network boards which can be supported by the network equipment and/or the number of equipment hung below each network board;
acquiring corresponding BUS resources from the maximum BUS resources according to the target BUS resources required by each screen plate;
and equally dividing the total memory resources according to the number of supportable screen plates, and distributing the equally divided memory resources to corresponding screen plate interfaces.
2. The method of claim 1, wherein the master control board comprises: CPU and first PCIe Switch, the said otter board includes: a second PCIe Switch and a Switch chip,
the CPU is connected with an UP port of a first PCIe Switch, a DOWN port of the first PCIe Switch is connected with an UP port of a second PCIe Switch of the network board, and a DOWN port of the second PCIe Switch is connected with the switching chip.
3. The method of claim 2, further comprising:
and the main control board takes the acquired maximum BUS BUS resource as a first Subordinate BUS value of the UP port of the first PCIe Switch.
4. The method of claim 2, wherein said obtaining corresponding BUS resources from said largest BUS resources according to the target BUS resources required by each screen board comprises:
acquiring target BUS resources required by the screen plate, acquiring corresponding BUS resources from the boot BUS Number of the UP port of the first PCIe Switch, and using the BUS resources as a second boot BUS Number of the DOWN port of the first PCIe Switch connected with the corresponding screen plate; alternatively, the first and second electrodes may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the largest target BUS resources from the target BUS resources, equally dividing the subframe BUS Number of the UP port of the first PCIe Switch by using the largest target BUS resources, and taking the equally divided result as the second subframe BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
5. The method of any of claims 1 to 4, wherein the network device further comprises: a standby main control board is arranged on the main control board,
the standby main control board comprises: the CPU and the third PCIe Switch, and the third PCIe Switch is connected with the network board.
6. A switch, characterized in that the switch comprises: the main control board and a plurality of otter board, the main control board includes: CPU and first PCIe Switch, each otter board includes: the CPU is connected with the UP port of the first PCIe Switch, the DOWN port of the first PCIe Switch is connected with the UP port of the second PCIe Switch of the network board, and the DOWN port of the second PCIe Switch is connected with the Switch chip, and the Switch further comprises:
the first acquisition module is used for acquiring distributable maximum BUS BUS resources and total memory resources according to the number of the screens which can be supported by the switch and/or the number of devices hung under each screen;
the second acquisition resource is used for acquiring corresponding BUS resources from the maximum BUS resources according to the target BUS resources required by each screen plate;
and the distribution module is used for equally dividing the total memory resources according to the number of supportable network boards and distributing the equally divided memory resources to corresponding network board interfaces.
7. The switch of claim 6,
the first obtaining module is further configured to use the obtained maximum BUS resource as a first Subordinate BUS value of an UP port of the first PCIe Switch.
8. The switch of claim 6,
the second obtaining module is specifically configured to obtain a target BUS resource required by the screen board, obtain a corresponding BUS resource from a trunk BUS Number of an UP port of the first PCIe Switch, and use the BUS resource as a second trunk BUS Number of a DOWN port of the first PCIe Switch connected to the corresponding screen board; alternatively, the first and second electrodes may be,
the method comprises the steps of obtaining target BUS resources required by each screen board, determining the largest target BUS resources from the target BUS resources, equally dividing the subframe BUS Number of the UP port of the first PCIe Switch by using the largest target BUS resources, and taking the equally divided result as the second subframe BUS Number of the DOWN port of the first PCIe Switch connected with each screen board.
9. The switch of claim 6, further comprising: reserve main control board, reserve main control board includes: a CPU and a third PCIe Switch;
and the UP port of the third PCIe Switch is connected with the CPU of the standby control board, and the DOWN port of the third PCIe Switch is connected with the NT port of the second PCIe Switch.
10. A switch, the switch comprising: memory, processor and program stored on the memory and executable on the processor, which when executed by the processor implements the method steps of any of claims 1 to 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210290174.0A CN114785745A (en) | 2022-03-23 | 2022-03-23 | Method for configuring equipment resources and switch |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210290174.0A CN114785745A (en) | 2022-03-23 | 2022-03-23 | Method for configuring equipment resources and switch |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114785745A true CN114785745A (en) | 2022-07-22 |
Family
ID=82425197
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210290174.0A Withdrawn CN114785745A (en) | 2022-03-23 | 2022-03-23 | Method for configuring equipment resources and switch |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114785745A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117971504A (en) * | 2024-03-29 | 2024-05-03 | 井芯微电子技术(天津)有限公司 | Fault switching Bus resource allocation method, system and device |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1740997A (en) * | 2005-09-21 | 2006-03-01 | 杭州华为三康技术有限公司 | Network equipment and method for distributing its peripheral device interconnection resources |
| CN101226515A (en) * | 2008-01-31 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for distributing resource of hot-plug bus interface |
| CN104615572A (en) * | 2015-02-27 | 2015-05-13 | 苏州科达科技股份有限公司 | Hot-plug processing system and method |
| CN106326160A (en) * | 2015-06-26 | 2017-01-11 | 华为技术有限公司 | Processing system and processing method |
| CN112597090A (en) * | 2021-01-06 | 2021-04-02 | 新华三信息安全技术有限公司 | Method for configuring PCIE (peripheral component interface express) equipment, network equipment and storage medium |
| CN113407480A (en) * | 2021-06-25 | 2021-09-17 | 新华三信息安全技术有限公司 | Centralized management's frame switch |
-
2022
- 2022-03-23 CN CN202210290174.0A patent/CN114785745A/en not_active Withdrawn
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1740997A (en) * | 2005-09-21 | 2006-03-01 | 杭州华为三康技术有限公司 | Network equipment and method for distributing its peripheral device interconnection resources |
| CN101226515A (en) * | 2008-01-31 | 2008-07-23 | 华为技术有限公司 | Method and apparatus for distributing resource of hot-plug bus interface |
| CN104615572A (en) * | 2015-02-27 | 2015-05-13 | 苏州科达科技股份有限公司 | Hot-plug processing system and method |
| CN106326160A (en) * | 2015-06-26 | 2017-01-11 | 华为技术有限公司 | Processing system and processing method |
| CN112597090A (en) * | 2021-01-06 | 2021-04-02 | 新华三信息安全技术有限公司 | Method for configuring PCIE (peripheral component interface express) equipment, network equipment and storage medium |
| CN113407480A (en) * | 2021-06-25 | 2021-09-17 | 新华三信息安全技术有限公司 | Centralized management's frame switch |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117971504A (en) * | 2024-03-29 | 2024-05-03 | 井芯微电子技术(天津)有限公司 | Fault switching Bus resource allocation method, system and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108924268B (en) | Container cloud service system and pod creation method and device | |
| JP5510556B2 (en) | Method and system for managing virtual machine storage space and physical hosts | |
| CN103744719B (en) | Lock management method and system, the collocation method and device of lock administration system | |
| EP3811206A1 (en) | Network-accessible computing service for micro virtual machines | |
| US20070192518A1 (en) | Apparatus for performing I/O sharing & virtualization | |
| CN102082692A (en) | Method and equipment for migrating virtual machines based on network data flow direction, and cluster system | |
| CN113032101B (en) | Resource allocation method of virtual machine, server and computer readable storage medium | |
| CN115988217B (en) | Virtualized video encoding and decoding system, electronic equipment and storage medium | |
| CN111092921B (en) | Data acquisition method, device and storage medium | |
| CN110389843A (en) | A kind of business scheduling method, device, equipment and readable storage medium storing program for executing | |
| CN112148665B (en) | Cache allocation method and device | |
| WO2011053002A2 (en) | Computer server able to support cpu virtualisation | |
| CN114785745A (en) | Method for configuring equipment resources and switch | |
| EP3629160A1 (en) | Method and device for managing vnf instantiation | |
| CN117170882A (en) | Resource allocation method and device, electronic equipment and storage medium | |
| US7793051B1 (en) | Global shared memory subsystem | |
| JPH0797874B2 (en) | Multiprocessor computer | |
| CN112395220B (en) | Processing method, device and system of shared storage controller and storage controller | |
| CN102929693B (en) | Performance evaluation method and device for servers of whole equipment cabinet | |
| CN115150268A (en) | Network configuration method and device of Kubernetes cluster and electronic equipment | |
| CN114327862B (en) | Memory allocation method and device, electronic equipment and storage medium | |
| CN112468458B (en) | Scheduling method based on neutron layering mechanism | |
| CN112631766B (en) | Dynamic adjustment method and device for project environment resources | |
| JP4200882B2 (en) | Changing the dynamic allocation of logical partitions | |
| CN110096355B (en) | Shared resource allocation method, device and equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20220722 |