CN114783374B - Pixel driving circuit, display panel and display device - Google Patents
Pixel driving circuit, display panel and display device Download PDFInfo
- Publication number
- CN114783374B CN114783374B CN202210429588.7A CN202210429588A CN114783374B CN 114783374 B CN114783374 B CN 114783374B CN 202210429588 A CN202210429588 A CN 202210429588A CN 114783374 B CN114783374 B CN 114783374B
- Authority
- CN
- China
- Prior art keywords
- electrically connected
- module
- voltage signal
- transistor
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The embodiment of the application provides a pixel driving circuit, a display panel and a display device, wherein the pixel driving circuit comprises: the control end of the driving module is electrically connected with the first node, and the first end of the driving module is electrically connected with the first electrode of the light-emitting element; the control end of the potential regulating module is electrically connected with the target node, the target node is electrically connected with the first electrode of the light-emitting element, the first end of the potential regulating module is electrically connected with the first node, and the second end of the potential regulating module is electrically connected with the first voltage signal end; in the light-emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal. According to the embodiment of the application, the stability of the brightness of the display panel can be improved, and the display effect of the display panel is improved.
Description
Technical Field
The application belongs to the technical field of display, and particularly relates to a pixel driving circuit, a display panel and a display device.
Background
Organic light emitting diodes (Organic Light Emitting Diode, OLEDs) are one of the hot spots in the research field of displays today, and compared with liquid crystal displays (Liquid Crystal Display, LCDs), OLED display panels have the advantages of low energy consumption, low production cost, self-luminescence, wide viewing angle, and fast response speed, and currently, OLED display panels in the display fields of mobile phones, PDAs, digital cameras, etc. have begun to replace conventional LCD display panels.
In an OLED display panel, an OLED needs to be driven by a pixel driving circuit, which is mainly composed of a plurality of transistors, however, the transistors have leakage current phenomenon, which affects the display effect of the display panel.
Disclosure of Invention
The embodiment of the application provides a pixel driving circuit, a display panel and a display device, which can improve the stability of the brightness of the display panel and the display effect of the display panel.
In a first aspect, embodiments of the present application provide a pixel driving circuit, including: the control end of the driving module is electrically connected with the first node, and the first end of the driving module is electrically connected with the first electrode of the light-emitting element; the control end of the potential regulating module is electrically connected with the target node, the target node is electrically connected with the first electrode of the light-emitting element, the first end of the potential regulating module is electrically connected with the first node, and the second end of the potential regulating module is electrically connected with the first voltage signal end; in the light-emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal.
In a second aspect, embodiments of the present application provide a display panel including the pixel driving circuit as provided in the first aspect.
In a third aspect, embodiments of the present application provide a display device, which is characterized in that the display device includes the display panel provided in the first aspect.
The embodiment of the application provides a pixel drive circuit, a display panel and a display device, wherein the pixel drive circuit comprises: the control end of the driving module is electrically connected with the first node, and the first end of the driving module is electrically connected with the first electrode of the light-emitting element; the control end of the potential regulating module is electrically connected with the target node, the target node is electrically connected with the first electrode of the light-emitting element, the first end of the potential regulating module is electrically connected with the first node, and the second end of the potential regulating module is electrically connected with the first voltage signal end; in the light-emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal. On the one hand, in the light-emitting stage, the first voltage signal end transmits charges to the first node under the leakage characteristic of the potential regulating module, so that charges lost by leakage current of other branches of the first node can be compensated, the potential of the first node is stabilized, the stable light emission of the light-emitting element is further ensured, and the brightness stability of the display panel is improved; on the other hand, because the electric potentials of the target nodes (namely the first poles of the light-emitting elements) under different gray scales are different, the leakage current degree of the electric potential regulating module under different gray scales is different, namely the electric charge amount compensated for the first nodes is different, so that the differential brightness compensation of the first nodes by different gray scales is realized, such as the effects of low gray scale multi-compensation and high gray scale few compensation are achieved, and the precision of brightness compensation is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings that are needed in the embodiments of the present application will be briefly described, and it is possible for a person skilled in the art to obtain other drawings according to these drawings without inventive effort.
FIG. 1 is a schematic diagram of a pixel driving circuit;
fig. 2 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure;
FIG. 3 is a schematic diagram showing the brightness comparison of the light emitting device in one frame time according to the related art and the embodiments of the present application;
fig. 4 is a schematic circuit diagram of another pixel driving circuit according to an embodiment of the present disclosure;
FIG. 5 is a schematic diagram of a pixel driving circuit according to an embodiment of the present disclosure;
FIG. 6 is a schematic diagram of a pixel driving circuit according to an embodiment of the present disclosure;
fig. 7 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure;
FIG. 8 is a schematic diagram of a pixel driving circuit according to an embodiment of the present disclosure;
FIG. 9 is a timing diagram of the pixel circuit in the display module shown in FIG. 8;
fig. 10 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure;
Fig. 11 is a schematic structural diagram of a display device according to an embodiment of the present application.
Detailed Description
Features and exemplary embodiments of various aspects of the present application are described in detail below to make the objects, technical solutions and advantages of the present application more apparent, and to further describe the present application in conjunction with the accompanying drawings and the detailed embodiments. It should be understood that the specific embodiments described herein are intended to be illustrative of the application and are not intended to be limiting. It will be apparent to one skilled in the art that the present application may be practiced without some of these specific details. The following description of the embodiments is merely intended to provide a better understanding of the present application by showing examples of the present application.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising … …" does not exclude the presence of other like elements in a process, method, article or apparatus that comprises the element.
It should be understood that the term "and/or" as used herein is merely one relationship describing the association of the associated objects, meaning that there may be three relationships, e.g., a and/or B, may represent: a exists alone, A and B exist together, and B exists alone. In addition, the character "/" herein generally indicates that the front and rear associated objects are an "or" relationship.
The transistors in the embodiments of the present application are described by taking P-type transistors as examples, but the transistors are not limited to P-type transistors, and may be replaced by N-type transistors. For an N-type transistor, the on level is high and the off level is low. That is, the gate of the N-type transistor is on between the first and second poles when the gate is high, and is off between the first and second poles when the gate is low. For a P-type transistor, the on level is low and the off level is high. That is, when the control of the P-type transistor is at a very low level, the first pole and the second pole are turned on, and when the control of the P-type transistor is at a high level, the first pole and the second pole are turned off. In a specific implementation, the gate of each transistor is used as a control electrode, and the first electrode of each transistor may be used as a source electrode, the second electrode may be used as a drain electrode, or the first electrode may be used as a drain electrode, and the second electrode may be used as a source electrode, which is not distinguished herein.
In the embodiments herein, the term "electrically connected" may refer to two components being directly electrically connected, or may refer to two components being electrically connected via one or more other components.
In the embodiment of the present application, the first node and the target node are defined only for convenience in describing the circuit structure, and the first node and the target node are not one actual circuit unit.
It will be apparent to those skilled in the art that various modifications and variations can be made in the present application without departing from the spirit or scope of the application. Accordingly, this application is intended to cover such modifications and variations of this application as fall within the scope of the appended claims (the claims) and their equivalents. The embodiments provided in the examples of the present application may be combined with each other without contradiction.
Before describing the technical solution provided by the embodiments of the present application, in order to facilitate understanding of the embodiments of the present application, the present application first specifically describes a problem existing in the prior art:
in an OLED display panel, a light emitting element is required to be driven by a pixel driving circuit, and the pixel driving circuit is mainly composed of a plurality of transistors, and the transistors cannot be completely turned off due to the influence of the characteristics of the transistors, so that a leakage current phenomenon exists. As shown in fig. 1, the pixel driving circuit includes a driving module 01', and the driving module 01' is electrically connected to the light emitting element 02 'for driving the light emitting element 02' to emit light. For ease of understanding and description, the first node N1 is introduced here. The control terminal of the driving module 01' is electrically connected to the first node N1. The potential of the first node N1 (i.e., the control terminal of the driving module 01 ') directly affects the conduction level (or switching level) of the driving module 01'. Taking the driving module 01 'as a P-type transistor as an example, as the potential of the first node N1 decreases, the conduction degree of the driving module 01' gradually increases, i.e. the current flowing through the driving module 01 'gradually increases, so that the light emitting element 02' becomes brighter. In the pixel driving circuit, the first node N1 is electrically connected to at least one transistor, and due to the leakage current of the transistor, the potential of the first node N1 gradually decreases in the light emitting stage, so that the brightness of the light emitting element 02' changes, resulting in poor brightness stability of the display panel, and poor display effect of the display panel.
In addition, the inventor of the application finds that at low gray scale, the brightness of the display panel is lower, and human eyes are sensitive to brightness change at low brightness, so that a user can easily feel that the brightness stability of the display panel is poor at low gray scale, and the display effect of the display panel is poor.
In view of the above-mentioned research of the inventor, the embodiments of the present application provide a pixel driving circuit, a display panel and a display device, which can solve the technical problems of poor brightness stability and poor display effect of the display panel in the related art.
The technical conception of the embodiment of the application is as follows: a potential regulating module is additionally arranged in the pixel driving circuit, a control end of the potential regulating module is electrically connected with a target node, the target node is electrically connected with a first pole of the light-emitting element, a first end of the potential regulating module is electrically connected with the first node, and a second end of the potential regulating module is electrically connected with a first voltage signal end; in the light-emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal. On the one hand, in the light-emitting stage, the first voltage signal end transmits charges to the first node under the leakage characteristic of the potential regulating module, so that charges lost by leakage current of other branches of the first node can be compensated, the potential of the first node is stabilized, the stable light emission of the light-emitting element is further ensured, and the brightness stability of the display panel is improved; on the other hand, because the potential of the target node (i.e., the first electrode of the light-emitting element) is different under different gray scales, the leakage current degree of the potential regulating module is different under different gray scales, namely the electric charge amount compensated for the first node is different, so that the differential brightness compensation of different gray scales on the first node is realized, such as the effects of low gray scale multi-compensation and high gray scale few compensation are achieved, and the precision of brightness compensation is improved
The following first describes a pixel driving circuit provided in an embodiment of the present application.
Fig. 2 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present application. As shown in fig. 2, the pixel driving circuit 20 may include a driving module 01 and a potential adjusting module 02, wherein a control terminal of the driving module 01 is electrically connected to the first node N1, and a first terminal of the driving module 01 is electrically connected to the first electrode of the light emitting element D1. The first electrode of the light emitting element D1 may be an anode of the light emitting element D1. The light emitting element D1 may include an organic light emitting diode OLED.
The control terminal of the potential regulating module 02 is electrically connected to a target node Nm, which is electrically connected to the first pole of the light emitting element D1. That is, the target node Nm has the same potential as the first electrode of the light emitting element D1. Since there is a voltage drop in the wiring, when there is a certain deviation between the potential of the target node Nm and the potential of the first electrode of the light emitting element D1, it can be understood that the target node Nm has the same potential as the first electrode of the light emitting element D1. The first end of the potential regulating module 02 is electrically connected to the first node N1, and the second end of the potential regulating module 02 is electrically connected to the first voltage signal end V1.
In the light emission phase, the potential adjustment module 02 is turned off in response to the off level of the target node Nm, which is, for example, a high level. The first voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the potential adjusting module 02 under the leakage characteristic of the potential adjusting module 02, where the first voltage signal is a forward voltage signal. That is, in the light emitting stage, the first voltage signal terminal V1 leaks electricity to the first node N1 under the leakage characteristic of the potential adjusting module 02, and positive charges are supplied. It is understood that, in the light emitting stage, the voltage value of the first voltage signal is greater than the potential (i.e., the voltage value) of the first node N1, so that the first voltage signal terminal V1 leaks electricity to the first node N1.
It is to be readily understood that although the target node Nm is at the off level, the degree of switching (or the degree of leakage current) of the potential adjustment module 02 is different if the potential of the target node Nm is different. Taking the potential adjusting module 02 as a P-type transistor as an example, as the potential of the target node Nm increases, the switching degree of the potential adjusting module 02 is smaller, that is, the amount of charge delivered to the first node N1 by the first voltage signal terminal V1 decreases. At different gray levels, the potential of the target node Nm (i.e. the first pole of the light emitting element) is different, e.g. the potential of the target node Nm is higher at high gray levels and the potential of the target node Nm is lower at low gray levels. Therefore, the smaller the switching degree of the potential adjusting module 02 is at the time of high gray level, the smaller the amount of charge the first voltage signal terminal V1 transmits to the first node N1; the larger the switching degree of the potential regulating module 02 is at the low gray level, the larger the electric charge quantity transmitted to the first node N1 by the first voltage signal terminal V1 is, so that the differential brightness compensation of different gray levels to the first node N1 is realized.
The pixel driving circuit of the embodiment of the application includes: the control end of the driving module is electrically connected with the first node, and the first end of the driving module is electrically connected with the first electrode of the light-emitting element; the control end of the potential regulating module is electrically connected with the target node, the target node is electrically connected with the first electrode of the light-emitting element, the first end of the potential regulating module is electrically connected with the first node, and the second end of the potential regulating module is electrically connected with the first voltage signal end; in the light-emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal. On the one hand, in the light-emitting stage, the first voltage signal end transmits charges to the first node under the leakage characteristic of the potential regulating module, so that charges lost by leakage current of other branches of the first node can be compensated, the potential of the first node is stabilized, the stable light emission of the light-emitting element is further ensured, and the brightness stability of the display panel is improved; on the other hand, because the electric potentials of the target nodes (namely the first poles of the light-emitting elements) under different gray scales are different, the leakage current degree of the electric potential regulating module under different gray scales is different, namely the electric charge amount compensated for the first nodes is different, so that the differential brightness compensation of the first nodes by different gray scales is realized, such as the effects of low gray scale multi-compensation and high gray scale few compensation are achieved, and the precision of brightness compensation is improved.
Fig. 3 is a schematic diagram showing the brightness comparison of the light emitting device in one frame time according to the related art and the embodiment of the present application. In fig. 3, curve a is a luminance curve of a light emitting device in one frame time according to the related art, and curve B is a luminance curve of a light emitting device in one frame time according to the embodiment of the present application. As shown in fig. 3, in the related art, in the latter half of each frame, the luminance of the light emitting element becomes brighter due to leakage current generated from the transistor electrically connected to the first node. In the embodiment of the application, the first node is compensated, so that the potential of the first node is stabilized, and the brightness of the light-emitting element is kept stable.
Due to the characteristics of the human eye, the human eye actually observes an average value of the luminance of the light emitting element within one frame time. Since the luminance of the light emitting element at the end of each frame is large in the related art, in order to make the luminance observed by human eyes not higher than the expected luminance, the luminance of the light emitting element at the head of each frame is generally made small. Thus, the luminance of the frame head and the luminance of the frame tail are averaged, so that the average luminance of the light emitting element in one frame time is not higher than the expected luminance. However, if the brightness of the light emitting element at the frame head of each frame is smaller, that is, the current flowing through the driving module is smaller, the charging duration of the light emitting element is longer, and the starting is slower. In the embodiment of the application, the brightness of the light-emitting element can be kept stable, namely the brightness of the light-emitting element at the tail of each frame is smaller, so that the brightness of the light-emitting element at the head of each frame is increased, namely the brightness observed by human eyes is not higher than the expected brightness, and meanwhile, the charging time of the light-emitting element can be shortened, and the effect of quick starting is achieved.
Fig. 4 is a schematic circuit diagram of another pixel driving circuit according to an embodiment of the present application. As shown in fig. 4, according to some embodiments of the present application, the potential adjustment module 02 may optionally include a first transistor M1, a gate of the first transistor M1 is electrically connected to the target node Nm, a first pole of the first transistor M1 is electrically connected to the first node N1, and a second pole of the first transistor M1 is electrically connected to the first voltage signal terminal V1.
In the light emitting stage, the first transistor M1 is turned off in response to the off level of the target node Nm, and the first voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the first transistor M1 under the leakage characteristic of the first transistor M1. That is, in the light emitting stage, the first voltage signal terminal V1 leaks electricity to the first node N1 under the leakage characteristic of the first transistor M1, and positive charges are transferred.
In this way, on the one hand, in the light emitting stage, since the first voltage signal terminal transmits the charge to the first node under the leakage characteristic of the first transistor M1, the charge lost by the leakage current of other branches of the first node can be compensated, the potential of the first node is stabilized, the stable light emission of the light emitting element is further ensured, and the stability of the brightness of the display panel is improved; on the other hand, because the potentials of the target nodes (namely the first poles of the light-emitting elements) under different gray scales are different, the leakage current degree of the first transistor M1 under different gray scales is different, namely the electric charge amount compensated for the first node is different, so that the differential brightness compensation of the first node by different gray scales is realized, such as the effects of low gray scale multi-compensation and high gray scale few compensation are achieved, and the precision of brightness compensation is improved; on the other hand, an implementation basis can be provided for shortening the charging time of the light-emitting element and realizing quick starting.
Alternatively, the first voltage signal terminal V1 may be a constant voltage signal terminal, such as the first power voltage signal terminal PVDD or the high level signal terminal VGH, according to some embodiments of the present application. Fig. 5 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 5, for example, the second terminal of the driving module 01 is electrically connected to the first power voltage signal terminal PVDD, and the first power voltage signal terminal PVDD provides a forward power voltage signal, such as a +3.5v voltage signal. The first voltage signal terminal V1 may multiplex the first power voltage signal terminal PVDD.
Therefore, the number of signal lines/signal terminals in the display panel can be reduced by multiplexing the first power supply voltage signal terminals PVDD, which is beneficial to saving wiring space and production cost.
With continued reference to fig. 4, in accordance with some embodiments of the present application, the pixel driving circuit 20 may optionally further include a first reset module 03, the first reset module 03 being configured to reset the first pole of the light emitting element D1. The inventors of the present application studied and found that, when the first electrode of the light emitting element D1 is reset, the target node Nm electrically connected to the first electrode of the light emitting element D1 is at an on level (e.g., low level), and thus the first transistor M1 may be turned on in response to the on level of the target node Nm. Thus, if the first voltage signal terminal V1 is a constant voltage signal terminal (e.g., the first power voltage signal terminal PVDD), the forward power voltage signal of the first power voltage signal terminal PVDD may be transmitted to the first node N1 through the first transistor M1, such that the first node N1 cannot be reset or the subsequent data writing is affected.
In view of this, the inventors of the present application considered to increase the width-to-length ratio, the threshold voltage, and/or the on-current of the first transistor M1 so that the first transistor M1 is still in the off state at the time of the first-pole reset of the light emitting element D1.
With continued reference to fig. 4, in particular, the driving module 01 may include a driving transistor M0, a gate of the driving transistor M0 being electrically connected with the first node N1. At least one of the following is satisfied between the first transistor M1 and the driving transistor M0:
the width-to-length ratio of the first transistor M1 is larger than that of the driving transistor M0;
the threshold voltage of the first transistor M1 is smaller than the threshold voltage of the driving transistor M0;
the on-current of the first transistor M1 is smaller than the on-current of the driving transistor M0.
In this way, by increasing the width-to-length ratio, the threshold voltage and/or the on-current of the first transistor M1, the first transistor M1 is still in the off state when the first pole of the light emitting element D1 is reset, so that the forward power voltage signal of the first power voltage signal terminal PVDD is prevented from being transmitted to the first node N1, and smooth operation of the first node N1 reset and subsequent data writing is ensured.
Alternatively, the first voltage signal terminal V1 may be a clock signal terminal according to some embodiments of the present application. The clock signal terminal may output a negative voltage signal when the first pole of the light emitting element D1 is reset. In this way, even if the first transistor M1 is turned on, the reset of the first node N1 and the subsequent data writing are not affected.
Two specific embodiments are described in detail below in conjunction with fig. 5 and 6.
Fig. 5 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 5, according to some embodiments of the present application, optionally, the pixel driving circuit 20 may further include a first reset module 03, a control terminal of the first reset module 03 is electrically connected to the first scan signal terminal S1, a first terminal of the first reset module 03 is electrically connected to the reference voltage signal terminal Vref, and a second terminal of the first reset module 03 is electrically connected to the first electrode of the light emitting element D1. In the reset phase, the first reset module 03 is turned on in response to the turn-on level of the first scan signal terminal S1, and transmits the reference voltage signal of the reference voltage signal terminal Vref to the first electrode of the light emitting element D1 to reset the first electrode of the light emitting element D1. The first voltage signal terminal V1 may be a clock signal terminal, and in the reset phase, the first voltage signal terminal V1 provides a second voltage signal, where the second voltage signal is a negative voltage signal.
At the time of the first pole reset of the light emitting element D1, the target node Nm is at the on level. The first transistor M1 is turned on in response to the turn-on level of the target node Nm, and the second voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the first transistor M1.
In this way, since the second voltage signal is a negative voltage signal, even if the first transistor M1 is turned on, the negative voltage signal can realize the reset of the first node N1, and the reset of the first node N1 and the subsequent data writing can be performed smoothly.
According to some embodiments of the present application, optionally, the voltage value of the second voltage signal is the same as the voltage value of the reference voltage signal. That is, the second voltage signal output from the first voltage signal terminal V1 may be the same as the voltage value of the reference voltage signal output from the reference voltage signal terminal Vref.
In this way, since the voltage value of the second voltage signal is the same as the voltage value of the reference voltage signal, it can be ensured that the first node N1 resets according to the expected voltage value of the reference voltage signal, and the potential of the first node N1 after resetting is not too low or too high.
Fig. 6 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 6, unlike the embodiment shown in fig. 5, according to other embodiments of the present application, alternatively, the control terminal of the first reset module 03 may be electrically connected to the second scan signal terminal S2, and the first reset module 03 may reset the first electrode of the light emitting element D1 during the data writing stage.
Specifically, the pixel driving circuit 20 may further include a data writing module 04, wherein a control terminal of the data writing module 04 is electrically connected to the second scan signal terminal S2, a first terminal of the data writing module 04 is electrically connected to the data voltage signal terminal data, and a second terminal of the data writing module 04 is electrically connected to the second terminal of the driving module 01. The control end of the first reset module 03 is electrically connected to the second scan signal end S2, the first end of the first reset module 03 is electrically connected to the reference voltage signal end Vref, and the second end of the first reset module 03 is electrically connected to the first electrode of the light emitting element D1.
In the data writing stage, the data writing module 04 is turned on in response to the turn-on level of the second scan signal terminal S2, and transmits the data voltage signal of the data voltage signal terminal data to the second terminal of the driving module 01. In the data writing stage, the first reset module 03 is turned on in response to the turn-on level of the second scan signal terminal S2, and transmits the reference voltage signal of the reference voltage signal terminal Vref to the first electrode of the light emitting element D1 to reset the first electrode of the light emitting element D1. The first voltage signal terminal V1 is a clock signal terminal, and in the data writing stage, the first voltage signal terminal V1 provides a second voltage signal, and the second voltage signal is a negative voltage signal.
At the time of the first pole reset of the light emitting element D1, the target node Nm is at the on level. The first transistor M1 is turned on in response to the turn-on level of the target node Nm, and the second voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the first transistor M1.
In the data writing stage, the voltage value that the first node N1 is expected to reach is, for example, equal to the difference between the voltage value Vdata of the data voltage signal and the threshold voltage Vth of the driving module, i.e., vdata-Vth. According to some embodiments of the present application, optionally, the voltage value of the second voltage signal may be equal to a difference between the voltage value Vdata of the data voltage signal and the threshold voltage Vth of the driving module.
In this way, since the voltage value of the second voltage signal is the same as the voltage value expected to be reached by the first node N1 in the data writing stage, the first node N1 can be guaranteed to reach the expected voltage value, such as Vdata-Vth, so as to ensure that the subsequent light emitting device emits light according to the expected target brightness.
Fig. 7 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 7, according to some embodiments of the present application, optionally, the pixel driving circuit 20 may further include a first switch module 05, a control terminal of the first switch module 05 is electrically connected to the third scan signal terminal S3, a first terminal of the first switch module 05 is electrically connected to the control terminal of the potential adjustment module 02, and a second terminal of the first switch module 05 is electrically connected to the target node Nm.
In the light emitting stage, the first switch module 05 is turned on in response to the on level of the third scan signal terminal S3, so that the control terminal of the potential adjusting module 02 is connected to the target node Nm, and further, the first voltage signal terminal V1 is enabled to deliver charges to the first node under the leakage characteristic of the potential adjusting module 02, so as to compensate charges lost by leakage currents of other branches of the first node, stabilize the potential of the first node, further guarantee stable light emission of the light emitting element, and improve the stability of brightness of the display panel. On the other hand, the degree of leakage current of the potential regulating module is related to the potential of the target node, so that differential brightness compensation of different gray scales on the first node is realized, such as the effects of low gray scale multi-compensation and high gray scale few-compensation are achieved, and the brightness compensation accuracy is improved.
In a target stage of resetting the first electrode of the light emitting element D1, the first switching module 05 is turned off in response to the off level of the third scan signal terminal S3. The target phase and the light-emitting phase are different time periods, for example, the target phase may be the reset phase or the data writing phase.
In this way, the target node Nm is at the on level when the first electrode of the light emitting element D1 is reset. However, since the first switching module 05 is turned off, the on level of the target node Nm cannot be transmitted to the control terminal of the potential regulating module 02, so that the potential regulating module 02 is in an off state. Therefore, the voltage signal transmitted by the first voltage signal terminal V1 is not transmitted to the first node N1, so that the reset of the first node N1 and the subsequent writing of data can be ensured to be performed smoothly.
With continued reference to fig. 7, according to some embodiments of the present application, optionally, the first switch module 05 may include a second transistor M2, a gate of the second transistor M2 is electrically connected to the third scan signal terminal S3, a first pole of the second transistor M2 is electrically connected to the control terminal of the potential adjustment module 02, and a second terminal of the second transistor M2 is electrically connected to the target node Nm.
In the light emitting stage, the second transistor M2 is turned on in response to the on level of the third scan signal terminal S3, so that the control terminal of the potential adjusting module 02 is connected to the target node Nm, thereby improving the stability of the brightness of the display panel and improving the accuracy of brightness compensation.
In the target stage of resetting the first electrode of the light emitting element D1, the second transistor M2 is turned off in response to the off level of the third scan signal terminal S3, so that the potential adjusting module 02 is in the off state, the voltage signal transmitted by the first voltage signal terminal V1 is not transmitted to the first node N1, and smooth resetting of the first node N1 and subsequent writing of data can be ensured.
For ease of understanding, the pixel driving circuit 20 provided in the embodiments of the present application will be described in detail below in connection with some specific application embodiments.
Fig. 8 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 8, according to some embodiments of the present application, optionally, the pixel driving circuit 20 may further include, in addition to the driving module 01 and the potential adjusting module 02: the first reset module 03, the data writing module 04, the second reset module 06, the threshold compensation module 07, the first light emitting control module 08, the second light emitting control module 09 and the storage capacitor Cst.
The control end of the first reset module 03 is electrically connected to the first scan signal end S1, the first end of the first reset module 03 is electrically connected to the reference voltage signal end Vref, and the second end of the first reset module 03 is electrically connected to the first electrode of the light emitting element D1. As shown in fig. 6, the control terminal of the first reset module 03 may be electrically connected to the second scan signal terminal S2, which is not limited in the embodiment of the present application.
The control end of the data writing module 04 is electrically connected with the second scanning signal end S2, the first end of the data writing module 04 is electrically connected with the data voltage signal end data, and the second end of the data writing module 04 is electrically connected with the second end of the driving module 01.
The control end of the second reset module 06 is electrically connected with the first scanning signal end S1, the first end of the second reset module 06 is electrically connected with the reference voltage signal end Vref, and the second end of the second reset module 06 is electrically connected with the first node N1.
The control end of the threshold compensation module 07 is electrically connected to the second scan signal end S2, the first end of the threshold compensation module 07 is electrically connected to the first node N1, and the second end of the threshold compensation module 07 is electrically connected to the first end of the driving module 01.
The control end of the first light emitting control module 08 is electrically connected with the light emitting control signal end EM, the first end of the first light emitting control module 08 is electrically connected with the first power voltage signal end PVDD, and the second end of the first light emitting control module 08 is electrically connected with the second end of the driving module 01.
The control end of the second light-emitting control module 09 is electrically connected with the light-emitting control signal end EM, the first end of the second light-emitting control module 09 is electrically connected with the first end of the driving module 01, and the second end of the second light-emitting control module 09 is electrically connected with the first electrode of the light-emitting element D1.
And the first polar plate of the storage capacitor Cst is electrically connected with the first power supply voltage signal end PVDD, and the second polar plate of the storage capacitor Cst is electrically connected with the first node N1. The second electrode of the light emitting element D1 is electrically connected to the second power voltage signal terminal PVEE. The second electrode of the light emitting element D1 may be a cathode of the light emitting element D1.
Fig. 9 is a timing diagram of the pixel circuit in the display module shown in fig. 8. As shown in fig. 9, each frame includes an initialization phase t1, a data writing phase t2, and a light emitting phase t3.
In the initialization stage t1, the first scan signal terminal S1 provides an on level, the second scan signal terminal S2 provides an off level, and the emission control signal terminal EM provides an off level. The first reset module 03 is turned on in response to the turn-on level transmitted from the first scan signal terminal S1, and the reference voltage signal of the reference voltage signal terminal Vref is transmitted to the first electrode of the light emitting element D1 through the first reset module 03 to reset the first electrode of the light emitting element D1. The second reset module 06 is turned on in response to the on level transmitted by the first scan signal terminal S1, and the reference voltage signal of the reference voltage signal terminal Vref is transmitted to the first node N1 through the second reset module 06 to reset the first node N1.
In the data writing stage t2, the first scan signal terminal S1 provides an off level, the second scan signal terminal S2 provides an on level, and the emission control signal terminal EM provides an off level. The data writing module 04 and the threshold compensation module 07 are turned on in response to the on level transmitted by the second scan signal terminal S2, the data voltage signal of the data voltage signal terminal data is transmitted to the second terminal of the driving module 01, and the threshold compensation module 07 is connected with the control terminal of the driving module 01 and the first terminal of the driving module 01 to complete the compensation of the threshold voltage of the driving module 01.
In the light emitting stage t3, the first scan signal terminal S1 provides an off level, the second scan signal terminal S2 provides an off level, and the light emitting control signal terminal EM provides an on level. The first light emission control module 08 and the second light emission control module 09 are turned on in response to the on level transmitted by the light emission control signal terminal EM, the driving module 01 is turned on in response to the on level maintained by the storage capacitor Cst, the forward voltage signal of the first power voltage signal terminal PVDD is transmitted to the first electrode of the light emitting element D1, the target node Nm is at the off level (i.e., high potential), and the light emitting element D1 emits light. The potential adjustment module 02 is turned off in response to the off level of the target node Nm, and the first voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the potential adjustment module 02 under the leakage characteristic of the potential adjustment module 02. That is, in the light emitting stage, the first voltage signal terminal V1 leaks electricity to the first node N1 under the leakage characteristic of the potential adjusting module 02, and positive charges are supplied.
Fig. 10 is a schematic circuit diagram of a pixel driving circuit according to an embodiment of the present disclosure. As shown in fig. 10, according to some embodiments of the present application, the driving module 01 may optionally include a driving transistor M0, and a gate of the driving transistor M0 is electrically connected to the first node N1. The potential adjustment module 02 may include a first transistor M1, a gate of the first transistor M1 is electrically connected to the target node Nm, a first pole of the first transistor M1 is electrically connected to the first node N1, and a second pole of the first transistor M1 is electrically connected to the first voltage signal terminal V1. The first reset module 03 may include a third transistor M3, the second reset module 06 may include a fourth transistor M4, the data writing module 04 may include a fifth transistor M5, the threshold compensation module 07 may include a sixth transistor M6, the first light emitting control module 08 may include a seventh transistor M7, and the second light emitting control module 09 may include an eighth transistor M8, wherein:
The gate of the third transistor M3 is electrically connected to the first scan signal terminal S1, the first electrode of the third transistor M3 is electrically connected to the reference voltage signal terminal Vref, and the second electrode of the third transistor M3 is electrically connected to the first electrode of the light emitting element D1.
The gate of the fourth transistor M4 is electrically connected to the first scan signal terminal S1, the first pole of the fourth transistor M4 is electrically connected to the reference voltage signal terminal Vref, and the second pole of the fourth transistor M4 is electrically connected to the first node N1.
The gate of the fifth transistor M5 is electrically connected to the second scan signal terminal S2, the first pole of the fifth transistor M5 is electrically connected to the data voltage signal terminal data, and the second pole of the fifth transistor M5 is electrically connected to the second terminal of the driving module 01 (i.e., the second pole of the driving transistor M0).
The gate of the sixth transistor M6 is electrically connected to the second scan signal terminal, the first pole of the sixth transistor M6 is electrically connected to the first node N1, and the second pole of the sixth transistor M6 is electrically connected to the first terminal of the driving module 01 (i.e., the first pole of the driving transistor M0).
The gate of the seventh transistor M7 is electrically connected to the emission control signal terminal EM, the first pole of the seventh transistor M7 is electrically connected to the first power voltage signal terminal PVDD, and the second pole of the seventh transistor M7 is electrically connected to the second terminal of the driving module 01 (i.e., the second pole of the driving transistor M0).
The gate of the eighth transistor M8 is electrically connected to the emission control signal terminal EM, the first pole of the eighth transistor M8 is electrically connected to the first terminal of the driving module 01 (i.e., the first pole of the driving transistor M0), and the second pole of the eighth transistor M8 is electrically connected to the first pole of the light emitting element D1.
Referring to fig. 9, in the initialization stage t1, the first scan signal terminal S1 provides an on level, the second scan signal terminal S2 provides an off level, and the emission control signal terminal EM provides an off level. The third transistor M3 is turned on in response to the turn-on level transmitted from the first scan signal terminal S1, and the reference voltage signal of the reference voltage signal terminal Vref is transmitted to the first electrode of the light emitting element D1 through the third transistor M3 to reset the first electrode of the light emitting element D1. The fourth transistor M4 is turned on in response to the turn-on level transmitted from the first scan signal terminal S1, and the reference voltage signal of the reference voltage signal terminal Vref is transmitted to the first node N1 through the fourth transistor M4 to reset the first node N1.
In the data writing stage t2, the first scan signal terminal S1 provides an off level, the second scan signal terminal S2 provides an on level, and the emission control signal terminal EM provides an off level. The fifth transistor M5 and the sixth transistor M6 are turned on in response to the turn-on level transmitted from the second scan signal terminal S2, the data voltage signal of the data voltage signal terminal data is transmitted to the second pole of the driving transistor M0, and the sixth transistor M6 is connected to the gate of the driving transistor M0 and the first pole of the driving transistor M0, so as to complete the compensation of the threshold voltage of the driving transistor M0.
In the light emitting stage t3, the first scan signal terminal S1 provides an off level, the second scan signal terminal S2 provides an off level, and the light emitting control signal terminal EM provides an on level. The seventh transistor M7 and the eighth transistor M8 are turned on in response to the on level transmitted from the emission control signal terminal EM, the driving transistor M0 is turned on in response to the on level maintained by the storage capacitor Cst, the forward voltage signal of the first power voltage signal terminal PVDD is transmitted to the first electrode of the light emitting element D1, the target node Nm is at the off level (i.e., high potential), and the light emitting element D1 emits light. The first transistor M1 is turned off in response to the off level of the target node Nm, and the first voltage signal provided by the first voltage signal terminal V1 is transmitted to the first node N1 through the first transistor M1 under the leakage characteristic of the first transistor M1. That is, in the light emitting stage, the first voltage signal terminal V1 leaks electricity to the first node N1 under the leakage characteristic of the first transistor M1, and positive charges are transferred.
It should be noted that, in addition to the embodiment shown in fig. 10, the pixel driving circuit 20 may further include the above-mentioned second transistor M2, where the gate of the second transistor M2 is electrically connected to the third scanning signal terminal S3, the first pole of the second transistor M2 is electrically connected to the control terminal of the potential adjustment module 02, and the second terminal of the second transistor M2 is electrically connected to the target node Nm.
Based on the pixel driving circuit 20 provided in the above embodiment, correspondingly, the embodiment of the application also provides a display panel, and the display panel includes the pixel driving circuit 20 provided in the above embodiment. The display panel may be, for example, an OLED display panel.
Based on the display panel provided in the above embodiment, correspondingly, the present application further provides a display device, including the display panel 100 provided in the present application. Referring to fig. 11, fig. 11 is a schematic structural diagram of a display device according to an embodiment of the present disclosure. Fig. 11 provides a display device 1000 including a display panel 100 according to any of the embodiments described above. The embodiment of fig. 11 is described with respect to the display device 1000 by taking a mobile phone as an example, and it is to be understood that the display device provided in the embodiment of the present application may be a wearable product, a computer, a television, a vehicle-mounted display device, or other display devices having a display function, which is not particularly limited in this application. The display device provided in the embodiment of the present application has the beneficial effects of the display panel provided in the embodiment of the present application, and specific descriptions of the display panel in the above embodiments may be referred to specifically, and the embodiments are not repeated here.
In some specific embodiments, optionally, display device 1000 includes, but is not limited to, an OLED display device.
It should be understood that the specific structures of the pixel circuits and the layout structures of the display panels provided in the drawings in the embodiments of the present application are only examples and are not intended to limit the present application. In addition, the above embodiments provided herein may be combined with each other without contradiction.
These embodiments are not all details described in detail in accordance with the embodiments described hereinabove, nor are they intended to limit the application to the specific embodiments described. Obviously, many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application, to thereby enable others skilled in the art to best utilize the invention and various modifications as are suited to the particular use contemplated. This application is to be limited only by the claims and the full scope and equivalents thereof.
Claims (12)
1. A pixel driving circuit, comprising:
the control end of the driving module is electrically connected with the first node, and the first end of the driving module is electrically connected with the first pole of the light-emitting element;
The control end of the potential regulating module is electrically connected with a target node, the target node is electrically connected with the first electrode of the light-emitting element, the first end of the potential regulating module is electrically connected with the first node, and the second end of the potential regulating module is electrically connected with a first voltage signal end;
in a light emitting stage, the potential regulating module is cut off in response to the cut-off level of the target node, a first voltage signal provided by the first voltage signal end is transmitted to the first node through the potential regulating module under the leakage characteristic of the potential regulating module, and the first voltage signal is a forward voltage signal;
the potential regulating module comprises a first transistor, wherein the grid electrode of the first transistor is electrically connected with the target node, the first pole of the first transistor is electrically connected with the first node, and the second pole of the first transistor is electrically connected with the first voltage signal end;
the driving module comprises a driving transistor, and at least one of the following is satisfied between the first transistor and the driving transistor:
the width-to-length ratio of the first transistor is larger than that of the driving transistor;
The threshold voltage of the first transistor is smaller than the threshold voltage of the driving transistor;
the on current of the first transistor is smaller than the on current of the driving transistor.
2. The pixel driving circuit according to claim 1, wherein the second terminal of the driving module is electrically connected to a first supply voltage signal terminal, the first supply voltage signal terminal providing a forward supply voltage signal;
the first voltage signal terminal multiplexes the first power supply voltage signal terminal.
3. The pixel driving circuit according to claim 1, wherein the pixel driving circuit further comprises:
the control end of the first reset module is electrically connected with the first scanning signal end, the first end of the first reset module is electrically connected with the reference voltage signal end, and the second end of the first reset module is electrically connected with the first electrode of the light-emitting element;
in a reset stage, the first reset module is conducted in response to the conduction level of the first scanning signal end, and transmits a reference voltage signal of the reference voltage signal end to the first electrode of the light-emitting element so as to reset the first electrode of the light-emitting element;
The first voltage signal end is a clock signal end, and in the reset stage, the first voltage signal end provides a second voltage signal, and the second voltage signal is a negative voltage signal.
4. A pixel driving circuit according to claim 3, wherein the voltage value of the second voltage signal is the same as the voltage value of the reference voltage signal.
5. The pixel driving circuit according to claim 1, wherein the pixel driving circuit further comprises:
the control end of the data writing module is electrically connected with the second scanning signal end, the first end of the data writing module is electrically connected with the data voltage signal end, and the second end of the data writing module is electrically connected with the second end of the driving module;
the control end of the first reset module is electrically connected with the second scanning signal end, the first end of the first reset module is electrically connected with the reference voltage signal end, and the second end of the first reset module is electrically connected with the first electrode of the light-emitting element;
in a data writing stage, the data writing module is conducted in response to the conduction level of the second scanning signal end, and the data voltage signal of the data voltage signal end is transmitted to the second end of the driving module; the first reset module is conducted in response to the conduction level of the second scanning signal end, and transmits a reference voltage signal of the reference voltage signal end to the first electrode of the light-emitting element so as to reset the first electrode of the light-emitting element;
The first voltage signal end is a clock signal end, and in the data writing stage, the first voltage signal end provides a second voltage signal, and the second voltage signal is a negative voltage signal.
6. The pixel driving circuit according to claim 5, wherein a voltage value of the second voltage signal is equal to a difference between a voltage value of the data voltage signal and a threshold voltage of the driving module.
7. The pixel driving circuit according to claim 1, wherein the pixel driving circuit further comprises:
the control end of the first switch module is electrically connected with the third scanning signal end, the first end of the first switch module is electrically connected with the control end of the potential regulating module, and the second end of the first switch module is electrically connected with the target node;
in the light-emitting stage, the first switch module is turned on in response to the conduction level of the third scanning signal terminal; the first switching module is turned off in response to a turn-off level of the third scan signal terminal at a target stage of resetting the first electrode of the light emitting element, the target stage being a different period of time from the light emitting stage.
8. The pixel driving circuit according to claim 7, wherein the first switching module includes a second transistor, a gate of the second transistor is electrically connected to the third scan signal terminal, a first pole of the second transistor is electrically connected to the control terminal of the potential adjusting module, and a second terminal of the second transistor is electrically connected to the target node.
9. The pixel driving circuit according to claim 1, wherein the pixel driving circuit further comprises:
the control end of the first reset module is electrically connected with the first scanning signal end, the first end of the first reset module is electrically connected with the reference voltage signal end, and the second end of the first reset module is electrically connected with the first electrode of the light-emitting element;
the control end of the second reset module is electrically connected with the first scanning signal end, the first end of the second reset module is electrically connected with the reference voltage signal end, and the second end of the second reset module is electrically connected with the first node;
the control end of the data writing module is electrically connected with the second scanning signal end, the first end of the data writing module is electrically connected with the data voltage signal end, and the second end of the data writing module is electrically connected with the second end of the driving module;
The control end of the threshold compensation module is electrically connected with the second scanning signal end, the first end of the threshold compensation module is electrically connected with the first node, and the second end of the threshold compensation module is electrically connected with the first end of the driving module;
the control end of the first light-emitting control module is electrically connected with the light-emitting control signal end, the first end of the first light-emitting control module is electrically connected with the first power supply voltage signal end, and the second end of the first light-emitting control module is electrically connected with the second end of the driving module;
the control end of the second light-emitting control module is electrically connected with the light-emitting control signal end, the first end of the second light-emitting control module is electrically connected with the first end of the driving module, and the second end of the second light-emitting control module is electrically connected with the first electrode of the light-emitting element;
and the first polar plate of the storage capacitor is electrically connected with the first power supply voltage signal end, and the second polar plate of the storage capacitor is electrically connected with the first node.
10. The pixel driving circuit according to claim 9, wherein the first reset module includes a third transistor, the second reset module includes a fourth transistor, the data writing module includes a fifth transistor, the threshold compensation module includes a sixth transistor, the first light emission control module includes a seventh transistor, and the second light emission control module includes an eighth transistor, wherein:
A gate of the third transistor is electrically connected to the first scan signal terminal, a first electrode of the third transistor is electrically connected to the reference voltage signal terminal, and a second electrode of the third transistor is electrically connected to the first electrode of the light emitting element;
the grid electrode of the fourth transistor is electrically connected with the first scanning signal end, the first electrode of the fourth transistor is electrically connected with the reference voltage signal end, and the second electrode of the fourth transistor is electrically connected with the first node;
the grid electrode of the fifth transistor is electrically connected with the second scanning signal end, the first electrode of the fifth transistor is electrically connected with the data voltage signal end, and the second electrode of the fifth transistor is electrically connected with the second end of the driving module;
the grid electrode of the sixth transistor is electrically connected with the second scanning signal end, the first electrode of the sixth transistor is electrically connected with the first node, and the second electrode of the sixth transistor is electrically connected with the first end of the driving module;
the grid electrode of the seventh transistor is electrically connected with the light-emitting control signal end, the first electrode of the seventh transistor is electrically connected with the first power supply voltage signal end, and the second electrode of the seventh transistor is electrically connected with the second end of the driving module;
The grid electrode of the eighth transistor is electrically connected with the light-emitting control signal end, the first electrode of the eighth transistor is electrically connected with the first end of the driving module, and the second electrode of the eighth transistor is electrically connected with the first electrode of the light-emitting element.
11. A display panel comprising the pixel driving circuit according to any one of claims 1 to 10.
12. A display device comprising the display panel of claim 11.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210429588.7A CN114783374B (en) | 2022-04-22 | 2022-04-22 | Pixel driving circuit, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210429588.7A CN114783374B (en) | 2022-04-22 | 2022-04-22 | Pixel driving circuit, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114783374A CN114783374A (en) | 2022-07-22 |
| CN114783374B true CN114783374B (en) | 2023-06-23 |
Family
ID=82431853
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210429588.7A Active CN114783374B (en) | 2022-04-22 | 2022-04-22 | Pixel driving circuit, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114783374B (en) |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008197607A (en) * | 2007-01-15 | 2008-08-28 | Sony Corp | Pixel circuit, image display device and its driving method |
| CN106297668A (en) * | 2016-11-02 | 2017-01-04 | 京东方科技集团股份有限公司 | A kind of OLED driver circuit, array base palte and display device |
| CN110517639A (en) * | 2019-08-29 | 2019-11-29 | 京东方科技集团股份有限公司 | Pixel compensation circuit, pixel circuit, display device and pixel compensation method |
| CN111724733A (en) * | 2020-06-19 | 2020-09-29 | 武汉天马微电子有限公司 | Pixel driving circuit, driving method thereof and display device |
| CN212276788U (en) * | 2020-07-24 | 2021-01-01 | 武汉华星光电半导体显示技术有限公司 | Pixel circuit and display device |
| CN112365844A (en) * | 2020-12-09 | 2021-02-12 | 武汉华星光电半导体显示技术有限公司 | Pixel driving circuit and display panel |
| CN112562593A (en) * | 2021-01-05 | 2021-03-26 | 湖北长江新型显示产业创新中心有限公司 | Display panel and display device |
| CN112908265A (en) * | 2021-01-27 | 2021-06-04 | 京东方科技集团股份有限公司 | Pixel driving circuit, driving method thereof, array substrate and display device |
| CN113870758A (en) * | 2021-09-18 | 2021-12-31 | 云谷（固安）科技有限公司 | Pixel circuit, driving method thereof and display panel |
| CN114241998A (en) * | 2021-12-27 | 2022-03-25 | 昆山国显光电有限公司 | Pixel circuit, display device, and driving method of display device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20130046006A (en) * | 2011-10-27 | 2013-05-07 | 삼성디스플레이 주식회사 | Pixel circuit, organic light emitting display device having the same, and method of driving organic light emitting display device |
| CN111899688B (en) * | 2020-09-22 | 2021-08-24 | 上海天马有机发光显示技术有限公司 | Display panel, brightness compensation method thereof and display device |
-
2022
- 2022-04-22 CN CN202210429588.7A patent/CN114783374B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008197607A (en) * | 2007-01-15 | 2008-08-28 | Sony Corp | Pixel circuit, image display device and its driving method |
| CN106297668A (en) * | 2016-11-02 | 2017-01-04 | 京东方科技集团股份有限公司 | A kind of OLED driver circuit, array base palte and display device |
| CN110517639A (en) * | 2019-08-29 | 2019-11-29 | 京东方科技集团股份有限公司 | Pixel compensation circuit, pixel circuit, display device and pixel compensation method |
| CN111724733A (en) * | 2020-06-19 | 2020-09-29 | 武汉天马微电子有限公司 | Pixel driving circuit, driving method thereof and display device |
| CN212276788U (en) * | 2020-07-24 | 2021-01-01 | 武汉华星光电半导体显示技术有限公司 | Pixel circuit and display device |
| CN112365844A (en) * | 2020-12-09 | 2021-02-12 | 武汉华星光电半导体显示技术有限公司 | Pixel driving circuit and display panel |
| CN112562593A (en) * | 2021-01-05 | 2021-03-26 | 湖北长江新型显示产业创新中心有限公司 | Display panel and display device |
| CN112908265A (en) * | 2021-01-27 | 2021-06-04 | 京东方科技集团股份有限公司 | Pixel driving circuit, driving method thereof, array substrate and display device |
| CN113870758A (en) * | 2021-09-18 | 2021-12-31 | 云谷（固安）科技有限公司 | Pixel circuit, driving method thereof and display panel |
| CN114241998A (en) * | 2021-12-27 | 2022-03-25 | 昆山国显光电有限公司 | Pixel circuit, display device, and driving method of display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114783374A (en) | 2022-07-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11094260B2 (en) | Pixel circuit, display panel, display device, and driving method | |
| US11195463B2 (en) | Pixel driving circuit, pixel driving method, display panel and display device | |
| CN109801592B (en) | Pixel circuit, driving method thereof and display substrate | |
| CN114758619A (en) | Pixel circuit, driving method thereof, display panel and display device | |
| US11335269B2 (en) | Pixel circuit, display substrate and display apparatus | |
| CN111613180A (en) | AMOLED pixel compensation driving circuit and method and display panel | |
| CN108428434B (en) | Pixel circuit, organic light-emitting display panel and display device | |
| CN109754757B (en) | Pixel driving circuit, display device and pixel driving method | |
| US20180308426A1 (en) | Pixel compensation circuit, driving method and display device | |
| CN109509433A (en) | Pixel circuit, display device and image element driving method | |
| CN110164375B (en) | Pixel compensation circuit, driving method, electroluminescent display panel and display device | |
| US20220189401A1 (en) | Pixel circuit, display substrate, display device and pixel driving method | |
| CN107945740B (en) | Driving method of pixel circuit | |
| CN115035858A (en) | Pixel circuit, driving method thereof and display panel | |
| CN113990257B (en) | Pixel circuit, driving method and display device | |
| CN112164375A (en) | Pixel compensation circuit, driving method thereof and display device | |
| US11302245B2 (en) | Pixel circuit, driving method thereof, and display device | |
| CN113593475A (en) | Pixel circuit, driving method and display device | |
| CN110767165B (en) | Pixel circuit, driving method thereof and display device | |
| CN114783374B (en) | Pixel driving circuit, display panel and display device | |
| CN113140182B (en) | Pixel circuit, display substrate, display panel and pixel driving method | |
| US20230028312A1 (en) | Pixel circuit, pixel driving method and display device | |
| CN115705823A (en) | Pixel driving circuit, driving method thereof, display substrate and display device | |
| US11710452B2 (en) | Pixel circuit, pixel driving method, display panel, and display device | |
| US12014683B2 (en) | Pixel circuit, pixel driving method and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |