CN114779034A - Test equipment based on semiconductor wafer and MAP deviation detection method - Google Patents

Test equipment based on semiconductor wafer and MAP deviation detection method Download PDF

Info

Publication number
CN114779034A
CN114779034A CN202210388032.8A CN202210388032A CN114779034A CN 114779034 A CN114779034 A CN 114779034A CN 202210388032 A CN202210388032 A CN 202210388032A CN 114779034 A CN114779034 A CN 114779034A
Authority
CN
China
Prior art keywords
module
wafer
map
semiconductor wafer
axis control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210388032.8A
Other languages
Chinese (zh)
Inventor
杨刚
魏亮
赵勇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Jingrui Semiconductor Technology Co ltd
Original Assignee
Suzhou Jingrui Semiconductor Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Jingrui Semiconductor Technology Co ltd filed Critical Suzhou Jingrui Semiconductor Technology Co ltd
Priority to CN202210388032.8A priority Critical patent/CN114779034A/en
Publication of CN114779034A publication Critical patent/CN114779034A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • G01R31/2601Apparatus or methods therefor
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/01Arrangements or apparatus for facilitating the optical investigation
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/9501Semiconductor wafers
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/01Arrangements or apparatus for facilitating the optical investigation
    • G01N2021/0106General arrangement of respective parts
    • G01N2021/0112Apparatus in one mechanical, optical or electronic block

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Biochemistry (AREA)
  • General Health & Medical Sciences (AREA)
  • Immunology (AREA)
  • Pathology (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

The invention belongs to the technical field of semiconductor wafer testing, and discloses a testing device based on a semiconductor wafer and a MAP deviation detection method. According to the invention, the open wafer placing and testing board facilitates the placing and taking out of the wafer, avoids the influence of the traditional groove positioning on the placing and taking out mode of the wafer, is safer and more convenient in detection work, improves the wafer taking and placing efficiency, can timely find the deflection conditions of the MAP and the wafer and timely correct the deflection conditions so as to facilitate the detection of the wafer by the PCM testing equipment main body, improves the accuracy and detection efficiency of the detection result, and meets the market use requirements.

Description

一种基于半导体晶圆的测试设备和MAP图偏移检测方法A semiconductor wafer-based test equipment and MAP map shift detection method

技术领域technical field

本发明涉及半导体晶圆测试技术领域,具体为一种基于半导体晶圆的测试设备和MAP图偏移检测方法。The invention relates to the technical field of semiconductor wafer testing, in particular to a semiconductor wafer-based testing device and a method for detecting deviation of a MAP map.

背景技术Background technique

半导体是一种介于绝缘体和导体之间的产品,半导体晶圆在进行加工生产后还要进行贴膜和PCM测试,用于保护和检测半导体晶圆的使用性能,半导体晶圆在进行PCM测试时往往需要建立MAP图。Semiconductor is a product between insulators and conductors. After the semiconductor wafer is processed and produced, it needs to be tested for lamination and PCM to protect and detect the performance of the semiconductor wafer. When the semiconductor wafer is tested for PCM Often a MAP map needs to be established.

现有的测试设备针对晶圆的放置通过设置与晶圆形状大小符合的沟槽对晶圆进行定位,而正常摆放时,恰好符合的沟槽往往无法依次放入,摆放姿势不对还会对晶圆造成不可逆的断裂损坏,且检测过后不便于半导体晶圆的取出,影响了晶圆的测试效率,并且当晶圆摆放错位时,不具备纠正功能,影响测试结果或无法测试,故而提出了一种基于半导体晶圆的测试设备和MAP图偏移检测方法来解决该类问题。Existing test equipment positions the wafer by setting grooves that match the shape and size of the wafer. When placed normally, the grooves that just fit are often unable to be placed in sequence, and the placement posture is incorrect. It causes irreversible fracture damage to the wafer, and it is inconvenient to take out the semiconductor wafer after the test, which affects the test efficiency of the wafer, and when the wafer is placed in the wrong position, it does not have the correcting function, which affects the test result or cannot be tested. A semiconductor wafer-based test equipment and a MAP shift detection method are proposed to solve such problems.

发明内容SUMMARY OF THE INVENTION

针对背景技术中提到的相关问题,本发明的目的在于提供一种基于半导体晶圆的测试设备和MAP图偏移检测方法,以解决现有的测试设备针对晶圆的放置通过设置与晶圆形状大小符合的沟槽对晶圆进行定位,不便于半导体晶圆的取出,并且当晶圆摆放错位时,不具备纠正功能,影响测试结果或无法测试的问题。In view of the related problems mentioned in the background art, the purpose of the present invention is to provide a semiconductor wafer-based test equipment and a MAP map shift detection method, so as to solve the problem of the existing test equipment for the placement of the wafer. The grooves with the same shape and size locate the wafer, which is inconvenient to take out the semiconductor wafer, and when the wafer is misplaced, it does not have the correcting function, which affects the test results or cannot be tested.

为解决上述问题,本发明采用如下的技术方案。In order to solve the above problems, the present invention adopts the following technical solutions.

一种基于半导体晶圆的测试设备,包括PCM测试设备主体,所述PCM测试设备主体的内部设置有活动腔,所述活动腔内壁的两侧均固定连接有第一电动导轨,两个所述第一电动导轨之间安装有两个第二电动导轨,两个所述第二电动导轨之间安装有支撑杆,两个所述支撑杆之间转动连接有测试底座,所述测试底座上安装有顶升装置,所述顶升装置的顶部固定连接有晶圆搁置测试板。A testing equipment based on semiconductor wafers, comprising a PCM testing equipment main body, a movable cavity is arranged inside the PCM testing equipment main body, and first electric guide rails are fixedly connected to both sides of the inner wall of the movable cavity, and the two said Two second electric guide rails are installed between the first electric guide rails, a support rod is installed between the two second electric guide rails, a test base is rotatably connected between the two support rods, and a test base is installed on the test base There is a lifting device, and the top of the lifting device is fixedly connected with a wafer resting test board.

所述PCM测试设备主体的内部安装有晶圆位移系统与MAP图偏移检测系统,所述晶圆位移系统包含有数据处理模块、X轴控制模块、Y轴控制模块与Z轴控制模块,所述X轴控制模块、Y轴控制模块与Z轴控制模块均与数据处理模块之间电性连接,所述X轴控制模块、Y轴控制模块与Z轴控制模块分别和第一电动导轨、第二电动导轨与顶升装置电性连接;所述MAP图偏移检测系统包含有位置检测模块、圆心数据分析模块、MAP图获取模块、对比模块与偏移指令发送模块,所述位置检测模块、MAP图获取模块、对比模块与偏移指令发送模块均和圆心数据分析模块电性连接,所述偏移指令发送模块与数据处理模块之间电性连接。The main body of the PCM test equipment is equipped with a wafer displacement system and a MAP map shift detection system. The wafer displacement system includes a data processing module, an X-axis control module, a Y-axis control module and a Z-axis control module. The X-axis control module, the Y-axis control module and the Z-axis control module are all electrically connected with the data processing module, and the X-axis control module, the Y-axis control module and the Z-axis control module are respectively connected with the first electric guide rail, Two electric guide rails are electrically connected with the jacking device; the MAP map offset detection system includes a position detection module, a circle center data analysis module, a MAP map acquisition module, a comparison module and an offset command sending module, the position detection module, The MAP map acquisition module, the comparison module and the offset command sending module are all electrically connected with the circle center data analysis module, and the offset command sending module is electrically connected with the data processing module.

作为上述技术方案的进一步描述:As a further description of the above technical solution:

所述顶升装置包含有电动推杆,所述电动推杆穿插于测试底座上并与测试底座固定连接,所述测试底座的顶部固定连接有收纳管,所述收纳管的内侧滑动连接有顶杆,所述电动推杆与顶杆的顶端均与晶圆搁置测试板固定连接。The jacking device includes an electric push rod, the electric push rod is inserted into the test base and fixedly connected with the test base, the top of the test base is fixedly connected with a storage tube, and the inner side of the storage tube is slidably connected with a top. The top of the electric push rod and the ejector rod are fixedly connected with the wafer resting test board.

作为上述技术方案的进一步描述:As a further description of the above technical solutions:

右侧的所述支撑杆上固定安装有伺服马达,所述伺服马达的输出轴固定连接有传动齿轮,所述传动齿轮的一侧与测试底座啮合,所述伺服马达与数据处理模块之间电性连接。A servo motor is fixedly installed on the support rod on the right side, the output shaft of the servo motor is fixedly connected with a transmission gear, one side of the transmission gear is engaged with the test base, and there is an electrical connection between the servo motor and the data processing module. sexual connection.

作为上述技术方案的进一步描述:As a further description of the above technical solutions:

所述PCM测试设备主体上固定安装有显示模块,所述显示模块与圆心数据分析模块及数据处理模块电性连接,所述显示模块为液晶触控显示屏。A display module is fixedly installed on the main body of the PCM test equipment, the display module is electrically connected with the center data analysis module and the data processing module, and the display module is a liquid crystal touch display screen.

作为上述技术方案的进一步描述:As a further description of the above technical solutions:

所述晶圆搁置测试板上设置有定位圈,所述晶圆搁置测试板的顶部通过定位圈圈设出一个预置区。A positioning ring is arranged on the wafer resting test board, and a preset area is set on the top of the wafer resting test board through the positioning ring.

作为上述技术方案的进一步描述:As a further description of the above technical solutions:

所述MAP图偏移检测系统还包含有预设模块与存储模块,所述圆心数据分析模块与预设模块均和存储模块之间电性连接,所述预设模块与对比模块电性连接。The MAP shift detection system further includes a preset module and a storage module, the circle center data analysis module and the preset module are both electrically connected to the storage module, and the preset module is electrically connected to the comparison module.

本发明还提出:The present invention also proposes:

一种基于半导体晶圆的测试设备的MAP图偏移检测方法,包括上述任一所述的测试设备,MAP图偏移检测方法包括以下步骤:A MAP map shift detection method of a semiconductor wafer-based test equipment, comprising any of the above-mentioned test equipment, and the MAP map shift detection method includes the following steps:

步骤一、将半导体晶圆放置在晶圆搁置测试板上定位圈圈内的预置区,然后Z轴控制模块带动晶圆搁置测试板下移进入活动腔的内部,盖上PCM测试设备主体盖板;Step 1. Place the semiconductor wafer on the preset area in the positioning circle on the wafer resting test board, and then the Z-axis control module drives the wafer resting test board to move down into the interior of the movable cavity, and cover the main body cover of the PCM test equipment. plate;

步骤二、通过位置检测模块检测晶圆搁置测试板上半导晶圆的圆心位置,MAP图获取模块获取MAP图,检测数据与获取数据上传圆心数据分析模块分析半导体晶圆圆心与MAP图圆心的偏移数据;Step 2: Detect the position of the center of the semiconductor wafer on the wafer resting test board by the position detection module, and the MAP map acquisition module acquires the MAP map, and the detection data and the acquired data are uploaded. offset data;

步骤三、偏移指令发送模块根据偏移数据发送偏移指令至数据处理模块,控制X轴控制模块与Y轴控制模块运作,控制第一电动导轨与第二电动导轨工作,调整晶圆搁置测试板上半导体晶圆的位置,使半导体晶圆圆心与MAP图圆心重合;Step 3: The offset command sending module sends the offset command to the data processing module according to the offset data, controls the operation of the X-axis control module and the Y-axis control module, controls the operation of the first electric guide rail and the second electric guide rail, and adjusts the wafer shelving test The position of the semiconductor wafer on the board, so that the center of the semiconductor wafer coincides with the center of the MAP map;

步骤四、在通过位置检测模块检测半导体晶圆的BIN项与MAP图的BIN项的偏转角度,通过偏移指令发送模块上传数据处理模块控制伺服马达转动,纠正偏转角度,然后再次重复步骤一至三,半导体晶圆圆心与MAP图圆心重合再次重合后进入下一步骤;Step 4: Detect the deflection angle between the BIN item of the semiconductor wafer and the BIN item of the MAP map through the position detection module, upload the data processing module through the offset command sending module to control the rotation of the servo motor, correct the deflection angle, and then repeat steps 1 to 3 again , the center of the semiconductor wafer and the center of the MAP map coincide again and enter the next step;

步骤五、通过PCM测试设备主体对半导体晶圆进行测试,测试完成后打开盖板,Y轴控制模块控制顶升装置工作,带动晶圆搁置测试板上升,将半导体晶圆取出,完成半导体晶圆PCM测试。相比于现有技术,本发明的优点在于:Step 5. Test the semiconductor wafer through the main body of the PCM test equipment. After the test is completed, open the cover plate. The Y-axis control module controls the lifting device to drive the wafer resting test board to rise, and the semiconductor wafer is taken out to complete the semiconductor wafer. PCM test. Compared with the prior art, the advantages of the present invention are:

本方案,开放式的晶圆搁置测试板方便晶圆的放置与取出方式,避免传统槽定位影响晶圆的放置与取出,检测工作更为安全方便,同时提高晶圆的取放效率,加快PCM测试设备主体对其的检测效率,晶圆位移系统与MAP图偏移检测系统配合工作,针对略有偏移的晶圆位置进行移动,能够及时的发现MAP图与晶圆的偏转情况,并进行及时修正,以便于PCM测试设备主体对晶圆的检测,提高检测结果的准确与检测效率,满足市场使用需求。In this solution, the open wafer shelf test board facilitates the placement and removal of wafers, avoids the traditional slot positioning affecting the placement and removal of wafers, and makes inspection work safer and more convenient. To test the detection efficiency of the main body of the equipment, the wafer displacement system and the MAP map shift detection system work together to move the slightly offset wafer position, and the deflection of the MAP map and the wafer can be found in time, and the detection can be carried out. Timely correction to facilitate the detection of wafers by the main body of the PCM test equipment, improve the accuracy of detection results and detection efficiency, and meet market demand.

附图说明Description of drawings

图1为本发明的结构示意图;Fig. 1 is the structural representation of the present invention;

图2为本发明的俯视剖视结构示意图;Fig. 2 is the top sectional structure schematic diagram of the present invention;

图3为本发明顶升装置与晶圆搁置测试板的连接结构示意图;FIG. 3 is a schematic diagram of the connection structure of the lifting device and the wafer resting test board according to the present invention;

图4为本发明的工作原理示意图。FIG. 4 is a schematic diagram of the working principle of the present invention.

图中标号说明:Description of the labels in the figure:

1、PCM测试设备主体;2、活动腔;3、第一电动导轨;4、第二电动导轨;5、支撑杆;6、测试底座;7、顶升装置;71、电动推杆;72、收纳管;73、顶杆;8、晶圆搁置测试板;81、定位圈;9、晶圆位移系统;91、数据处理模块;92、X轴控制模块;93、Y轴控制模块;94、Z轴控制模块;10、MAP图偏移检测系统;101、位置检测模块;102、圆心数据分析模块;103、MAP图获取模块;104、对比模块;105、偏移指令发送模块;106、预设模块;107、存储模块;11、伺服马达;12、传动齿轮;13、显示模块。1. Main body of PCM test equipment; 2. Active cavity; 3. First electric guide rail; 4. Second electric guide rail; 5. Support rod; 6. Test base; 7. Jacking device; 71. Electric push rod; 72, Storage tube; 73, ejector pin; 8, wafer resting test board; 81, positioning ring; 9, wafer displacement system; 91, data processing module; 92, X-axis control module; 93, Y-axis control module; 94, Z-axis control module; 10, MAP map offset detection system; 101, position detection module; 102, circle center data analysis module; 103, MAP map acquisition module; 104, comparison module; 105, offset command sending module; 106, pre- Design module; 107, storage module; 11, servo motor; 12, transmission gear; 13, display module.

具体实施方式Detailed ways

下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述;The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention;

请参阅图1-4,本发明中,一种基于半导体晶圆的测试设备,包括PCM测试设备主体1,PCM测试设备主体1的内部设置有活动腔2,活动腔2内壁的两侧均固定连接有第一电动导轨3,两个第一电动导轨3之间安装有两个第二电动导轨4,两个第二电动导轨4之间安装有支撑杆5,两个支撑杆5之间转动连接有测试底座6,测试底座6上安装有顶升装置7,顶升装置7的顶部固定连接有晶圆搁置测试板8;Please refer to FIGS. 1-4 . In the present invention, a semiconductor wafer-based testing equipment includes a PCM testing equipment main body 1 . The PCM testing equipment main body 1 is provided with a movable cavity 2 inside, and both sides of the inner wall of the movable cavity 2 are fixed A first electric guide rail 3 is connected, two second electric guide rails 4 are installed between the two first electric guide rails 3, a support rod 5 is installed between the two second electric guide rails 4, and the two support rods 5 rotate between A test base 6 is connected, a jacking device 7 is installed on the test base 6, and a wafer resting test board 8 is fixedly connected to the top of the jacking device 7;

PCM测试设备主体1的内部安装有晶圆位移系统9与MAP图偏移检测系统10,晶圆位移系统9包含有数据处理模块91、X轴控制模块92、Y轴控制模块93与Z轴控制模块94,X轴控制模块92、Y轴控制模块93与Z轴控制模块94均与数据处理模块91之间电性连接,X轴控制模块92、Y轴控制模块93与Z轴控制模块94分别和第一电动导轨3、第二电动导轨4与顶升装置7电性连接;MAP图偏移检测系统10包含有位置检测模块101、圆心数据分析模块102、MAP图获取模块103、对比模块104与偏移指令发送模块105,位置检测模块101、MAP图获取模块103、对比模块104与偏移指令发送模块105均和圆心数据分析模块102电性连接,偏移指令发送模块105与数据处理模块91之间电性连接。Inside the main body 1 of the PCM test equipment, a wafer displacement system 9 and a MAP shift detection system 10 are installed. The wafer displacement system 9 includes a data processing module 91 , an X-axis control module 92 , a Y-axis control module 93 and a Z-axis control module. Module 94, the X-axis control module 92, the Y-axis control module 93 and the Z-axis control module 94 are all electrically connected to the data processing module 91, the X-axis control module 92, the Y-axis control module 93 and the Z-axis control module 94 are respectively It is electrically connected with the first electric guide rail 3, the second electric guide rail 4 and the jacking device 7; the MAP map offset detection system 10 includes a position detection module 101, a circle center data analysis module 102, a MAP map acquisition module 103, and a comparison module 104 It is electrically connected with the offset command sending module 105, the position detection module 101, the MAP map acquisition module 103, the comparison module 104, the offset command sending module 105 and the circle center data analysis module 102, and the offset command sending module 105 is connected with the data processing module. Electrical connection between 91.

本发明中,开放式的晶圆搁置测试板8方便晶圆的放置与取出,避免传统槽定位影响晶圆的放置与取出方式,检测工作更为安全方便,同时提高晶圆的取放效率,加快PCM测试设备主体1对其的检测效率,晶圆位移系统9与MAP图偏移检测系统10配合工作,针对略有偏移的晶圆位置进行移动,能够及时的发现MAP图与晶圆的偏转情况,并进行及时修正,以便于PCM测试设备主体1对晶圆的检测,提高检测结果的准确与检测效率,满足市场使用需求。In the present invention, the open wafer resting test board 8 facilitates the placement and removal of wafers, avoids the traditional slot positioning affecting the placement and removal of wafers, makes inspection work safer and more convenient, and improves the efficiency of wafer picking and placement. To speed up the detection efficiency of the PCM test equipment main body 1, the wafer displacement system 9 cooperates with the MAP map offset detection system 10 to move the slightly offset wafer position, so that the MAP map and the wafer can be found in time. Deflection situation, and correct it in time, so as to facilitate the detection of the wafer by the main body 1 of the PCM test equipment, improve the accuracy of the detection result and the detection efficiency, and meet the needs of the market.

请参阅图3,其中:顶升装置7包含有电动推杆71,电动推杆71穿插于测试底座6上并与测试底座6固定连接,测试底座6的顶部固定连接有收纳管72,收纳管72的内侧滑动连接有顶杆73,电动推杆71与顶杆73的顶端均与晶圆搁置测试板8固定连接。Please refer to FIG. 3, wherein: the jacking device 7 includes an electric push rod 71, the electric push rod 71 is inserted on the test base 6 and is fixedly connected with the test base 6, and the top of the test base 6 is fixedly connected with a storage tube 72, the storage tube An ejector rod 73 is slidably connected to the inner side of the 72 , and the tops of the electric push rod 71 and the ejector rod 73 are fixedly connected to the wafer resting test board 8 .

本发明中,通过Z轴控制模块94控制电动推杆71的工作,从而带动晶圆搁置测试板8在竖直方向的升降运动,根据需求调整,方便了使用者的对晶圆搁置测试板8上晶圆进行取放工作,方便了使用者的使用。In the present invention, the operation of the electric push rod 71 is controlled by the Z-axis control module 94, thereby driving the lifting and lowering movement of the wafer resting test board 8 in the vertical direction, and adjusting according to the needs, which is convenient for the user to place the wafer resting test board 8. It is convenient for users to use the wafer for pick and place work.

请参阅图2与图3,其中:右侧的支撑杆5上固定安装有伺服马达11,伺服马达11的输出轴固定连接有传动齿轮12,传动齿轮12的一侧与测试底座6啮合,伺服马达11与数据处理模块91之间电性连接。Please refer to FIG. 2 and FIG. 3 , in which: a servo motor 11 is fixedly installed on the support rod 5 on the right side, a transmission gear 12 is fixedly connected to the output shaft of the servo motor 11, and one side of the transmission gear 12 is engaged with the test base 6, and the servo motor The motor 11 and the data processing module 91 are electrically connected.

本发明中,数据处理模块91控制伺服马达11的工作,带动传动齿轮12进行旋转,利用传动齿轮12与测试底座6的啮合,改变晶圆搁置测试板8的角度,从而纠正晶圆搁置测试板8上晶圆的角度。In the present invention, the data processing module 91 controls the work of the servo motor 11, drives the transmission gear 12 to rotate, and uses the meshing of the transmission gear 12 with the test base 6 to change the angle of the wafer resting test board 8, thereby correcting the wafer resting test board 8 The angle of the upper wafer.

请参阅图1,其中:PCM测试设备主体1上固定安装有显示模块13,显示模块13与圆心数据分析模块102及数据处理模块91电性连接,显示模块13为液晶触控显示屏。Please refer to FIG. 1 , wherein: a display module 13 is fixedly installed on the main body 1 of the PCM test equipment, and the display module 13 is electrically connected with the circle center data analysis module 102 and the data processing module 91 , and the display module 13 is a liquid crystal touch display screen.

本发明中,通过显示模块13能够直观显示MAP图圆心与晶圆圆心的偏转情况,以及监控晶圆搁置测试板8的位移,能够及时观察到检测问题,以便于及时挽救故障或者失误,使用安全性更高。In the present invention, the display module 13 can visually display the deflection of the center of the MAP map and the center of the wafer, and monitor the displacement of the wafer resting test board 8, so that detection problems can be observed in time, so as to save faults or mistakes in time, and the use is safe. Sex is higher.

请参阅图2,其中:晶圆搁置测试板8上设置有定位圈81,晶圆搁置测试板8的顶部通过定位圈81圈设出一个预置区。Please refer to FIG. 2 , wherein: a positioning ring 81 is provided on the wafer resting test board 8 , and a preset area is set on the top of the wafer resting test board 8 through the positioning ring 81 .

本发明中,通过定位圈81规划出的预置区能够大致的提示检测人员放置晶圆的范围,避免晶圆放置偏转量过大导致测试装置无法满足纠正作用,确保了测试装置的正常使用。In the present invention, the preset area planned by the positioning ring 81 can roughly prompt the inspector to place the wafer range, avoid excessive wafer placement deflection and cause the test device to fail to meet the correcting function, and ensure the normal use of the test device.

请参阅图4,其中:MAP图偏移检测系统10还包含有预设模块106与存储模块107,圆心数据分析模块102与预设模块106均和存储模块107之间电性连接,预设模块106与对比模块104电性连接。Please refer to FIG. 4 , wherein: the MAP shift detection system 10 further includes a preset module 106 and a storage module 107 , the center data analysis module 102 and the preset module 106 are both electrically connected to the storage module 107 , and the preset module 106 is electrically connected to the comparison module 104 .

本发明中,通过预设模块106,设置全部BIN项的错误数量上限,并通过对比模块104对比预设阈值与实际测试BIN项错误数量,判断晶圆与MAP图的偏转,存储模块107用于存储测试数据与调试数据等。In the present invention, the preset module 106 sets the upper limit of the number of errors in all BIN items, and the comparison module 104 compares the preset threshold with the number of errors in the actual test BIN items to determine the deflection of the wafer and the MAP map. The storage module 107 is used for Store test data and debug data, etc.

请参阅图1-4,本发明还提供,一种基于半导体晶圆的测试设备的MAP图偏移检测方法,包括上述任一的测试设备,MAP图偏移检测方法包括以下步骤:Referring to FIGS. 1-4, the present invention also provides a method for detecting a MAP shift of a semiconductor wafer-based test equipment, including any of the above-mentioned test equipment, and the method for detecting a MAP shift includes the following steps:

步骤一、将半导体晶圆放置在晶圆搁置测试板8上定位圈81圈内的预置区,然后Z轴控制模块94带动晶圆搁置测试板8下移进入活动腔2的内部,盖上PCM测试设备主体1盖板;Step 1. Place the semiconductor wafer in the preset area of the positioning ring 81 on the wafer resting test board 8, and then the Z-axis control module 94 drives the wafer resting test board 8 to move down into the interior of the movable cavity 2, and cover it. PCM test equipment main body 1 cover;

步骤二、通过位置检测模块101检测晶圆搁置测试板8上半导晶圆的圆心位置,MAP图获取模块103获取MAP图,检测数据与获取数据上传圆心数据分析模块102分析半导体晶圆圆心与MAP图圆心的偏移数据;Step 2: Detect the position of the center of the semiconductor wafer on the wafer resting test board 8 by the position detection module 101, the MAP map acquisition module 103 acquires the MAP map, and the detection data and the acquired data are uploaded to the circle center data analysis module 102 to analyze the center of the semiconductor wafer and the center of the semiconductor wafer. Offset data of the center of the MAP map;

步骤三、偏移指令发送模块105根据偏移数据发送偏移指令至数据处理模块91,控制X轴控制模块92与Y轴控制模块93运作,控制第一电动导轨3与第二电动导轨4工作,调整晶圆搁置测试板8上半导体晶圆的位置,使半导体晶圆圆心与MAP图圆心重合;Step 3: The offset command sending module 105 sends the offset command to the data processing module 91 according to the offset data, controls the operation of the X-axis control module 92 and the Y-axis control module 93, and controls the operation of the first electric guide rail 3 and the second electric guide rail 4 , adjust the position of the semiconductor wafer on the wafer resting test board 8, so that the center of the semiconductor wafer coincides with the center of the MAP map;

步骤四、在通过位置检测模块101检测半导体晶圆的BIN项与MAP图的BIN项的偏转角度,通过偏移指令发送模块105上传数据处理模块91控制伺服马达11转动,纠正偏转角度,然后再次重复步骤一至三,半导体晶圆圆心与MAP图圆心重合再次重合后进入下一步骤;Step 4: Detect the deflection angle of the BIN item of the semiconductor wafer and the BIN item of the MAP map through the position detection module 101, upload the data processing module 91 through the offset command sending module 105 to control the rotation of the servo motor 11, correct the deflection angle, and then again Steps 1 to 3 are repeated, the center of the semiconductor wafer and the center of the MAP map overlap again and then enter the next step;

步骤五、通过PCM测试设备主体1对半导体晶圆进行测试,测试完成后打开盖板,Y轴控制模块93控制顶升装置7工作,带动晶圆搁置测试板8上升,将半导体晶圆取出,完成半导体晶圆PCM测试。Step 5. Test the semiconductor wafer through the main body 1 of the PCM test equipment. After the test is completed, the cover is opened. The Y-axis control module 93 controls the lifting device 7 to work, drives the wafer resting test board 8 to rise, and takes out the semiconductor wafer. Completed semiconductor wafer PCM test.

以上所述,仅为本发明较佳的具体实施方式;但本发明的保护范围并不局限于此。任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,根据本发明的技术方案及其改进构思加以等同替换或改变,都应涵盖在本发明的保护范围内。The above description is only a preferred embodiment of the present invention; however, the protection scope of the present invention is not limited thereto. Any person skilled in the art who is familiar with the technical scope of the present invention, according to the technical solution of the present invention and its improvement concept, equivalently replaces or changes, should be covered within the protection scope of the present invention.

Claims (7)

1. A semiconductor wafer based test apparatus comprising a PCM test apparatus body (1), characterized in that: a movable cavity (2) is arranged in the PCM test equipment main body (1), first electric guide rails (3) are fixedly connected to two sides of the inner wall of the movable cavity (2), two second electric guide rails (4) are installed between the two first electric guide rails (3), a support rod (5) is installed between the two second electric guide rails (4), a test base (6) is rotatably connected between the two support rods (5), a jacking device (7) is installed on the test base (6), and a wafer placing test board (8) is fixedly connected to the top of the jacking device (7);
a wafer displacement system (9) and a MAP deviation detection system (10) are installed inside the PCM test equipment main body (1), the wafer displacement system (9) comprises a data processing module (91), an X-axis control module (92), a Y-axis control module (93) and a Z-axis control module (94), the X-axis control module (92), the Y-axis control module (93) and the Z-axis control module (94) are electrically connected with the data processing module (91), and the X-axis control module (92), the Y-axis control module (93) and the Z-axis control module (94) are respectively electrically connected with the first electric guide rail (3), the second electric guide rail (4) and the jacking device (7); the MAP deviation detection system (10) comprises a position detection module (101), a circle center data analysis module (102), a MAP acquisition module (103), a comparison module (104) and a deviation instruction sending module (105), wherein the position detection module (101), the MAP acquisition module (103), the comparison module (104) and the deviation instruction sending module (105) are electrically connected with the circle center data analysis module (102), and the deviation instruction sending module (105) is electrically connected with the data processing module (91).
2. The semiconductor wafer based test apparatus of claim 1, wherein: jacking device (7) include electric putter (71), electric putter (71) alternate on test base (6) and with test base (6) fixed connection, the top fixedly connected with of test base (6) accomodates pipe (72), the inboard sliding connection who accomodates pipe (72) has ejector pin (73), test panel (8) fixed connection is shelved with the wafer to the top of electric putter (71) and ejector pin (73).
3. The semiconductor wafer based test apparatus of claim 1, wherein: the supporting rod (5) on the right side is fixedly provided with a servo motor (11), an output shaft of the servo motor (11) is fixedly connected with a transmission gear (12), one side of the transmission gear (12) is meshed with the testing base (6), and the servo motor (11) is electrically connected with the data processing module (91).
4. The semiconductor wafer based test apparatus of claim 1, wherein: the PCM testing equipment comprises a PCM testing equipment main body (1), and is characterized in that a display module (13) is fixedly mounted on the PCM testing equipment main body (1), the display module (13) is electrically connected with a circle center data analysis module (102) and a data processing module (91), and the display module (13) is a liquid crystal touch display screen.
5. The semiconductor wafer based test apparatus of claim 1, wherein: the wafer placing and testing board (8) is provided with a positioning ring (81), and the top of the wafer placing and testing board (8) is provided with a preset area through the positioning ring (81).
6. The semiconductor wafer based test apparatus of claim 1, wherein: the MAP deviation detection system (10) further comprises a preset module (106) and a storage module (107), the circle center data analysis module (102) and the preset module (106) are electrically connected with the storage module (107), and the preset module (106) is electrically connected with the comparison module (104).
7. A MAP deviation detection method of a test equipment based on a semiconductor wafer is characterized in that: comprising a test device as claimed in any one of claims 1-6, the MAP offset detection method comprising the steps of:
step one, a semiconductor wafer is placed in a preset area in a positioning ring (81) on a wafer placing and testing board (8), then a Z-axis control module (94) drives the wafer placing and testing board (8) to move downwards to enter the interior of a movable cavity (2), and a cover plate of a PCM testing equipment main body (1) is covered;
step two, detecting the circle center position of a semi-conductive wafer on a wafer placing test board (8) through a position detection module (101), acquiring a MAP through a MAP acquisition module (103), and analyzing the deviation data of the circle center of the semiconductor wafer and the circle center of the MAP through a detected data and acquired data uploading circle center data analysis module (102);
thirdly, the offset instruction sending module (105) sends an offset instruction to the data processing module (91) according to the offset data, controls the X-axis control module (92) and the Y-axis control module (93) to operate, controls the first electric guide rail (3) and the second electric guide rail (4) to work, and adjusts the position of the semiconductor wafer on the wafer placing and testing board (8) to enable the center of the circle of the semiconductor wafer to coincide with the center of the circle of the MAP;
step four, detecting the deflection angle of the BIN item of the semiconductor wafer and the BIN item of the MAP through a position detection module (101), uploading a data processing module (91) through a deflection instruction sending module (105) to control a servo motor (11) to rotate, correcting the deflection angle, then repeating the steps one to three again, and entering the next step after the center of a circle of the semiconductor wafer is coincident with the center of a circle of the MAP again;
and step five, testing the semiconductor wafer through the PCM testing equipment main body (1), opening the cover plate after the testing is finished, controlling the jacking device (7) to work by the Y-axis control module (93), driving the wafer placing and testing plate (8) to ascend, taking out the semiconductor wafer, and finishing the PCM testing of the semiconductor wafer.
CN202210388032.8A 2022-04-13 2022-04-13 Test equipment based on semiconductor wafer and MAP deviation detection method Pending CN114779034A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210388032.8A CN114779034A (en) 2022-04-13 2022-04-13 Test equipment based on semiconductor wafer and MAP deviation detection method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210388032.8A CN114779034A (en) 2022-04-13 2022-04-13 Test equipment based on semiconductor wafer and MAP deviation detection method

Publications (1)

Publication Number Publication Date
CN114779034A true CN114779034A (en) 2022-07-22

Family

ID=82429252

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210388032.8A Pending CN114779034A (en) 2022-04-13 2022-04-13 Test equipment based on semiconductor wafer and MAP deviation detection method

Country Status (1)

Country Link
CN (1) CN114779034A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116183604A (en) * 2023-04-24 2023-05-30 中国标准化研究院 Semiconductor wafer detection mechanism and equipment

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11111787A (en) * 1997-10-03 1999-04-23 Eejingu Tesuta Kaihatsu Kyodo Kumiai Inspection device for wafer
JPH11233593A (en) * 1998-02-13 1999-08-27 Rohm Co Ltd Method for correcting position of semiconductor wafer and tester
JP2001156127A (en) * 1999-11-29 2001-06-08 Yokogawa Electric Corp Semiconductor manufacturing device
JP2003179122A (en) * 2001-12-11 2003-06-27 Nikon Corp Wafer inspection device
JP2004342676A (en) * 2003-05-13 2004-12-02 Matsushita Electric Ind Co Ltd Method and device for inspecting semiconductor wafer
JP2008166306A (en) * 2006-12-26 2008-07-17 Stk Technology Co Ltd Inspection apparatus for semiconductor device
WO2009147719A1 (en) * 2008-06-02 2009-12-10 株式会社アドバンテスト Test system
CN112683210A (en) * 2020-12-28 2021-04-20 上海利扬创芯片测试有限公司 MAP graph offset detection method for wafer test

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11111787A (en) * 1997-10-03 1999-04-23 Eejingu Tesuta Kaihatsu Kyodo Kumiai Inspection device for wafer
JPH11233593A (en) * 1998-02-13 1999-08-27 Rohm Co Ltd Method for correcting position of semiconductor wafer and tester
JP2001156127A (en) * 1999-11-29 2001-06-08 Yokogawa Electric Corp Semiconductor manufacturing device
JP2003179122A (en) * 2001-12-11 2003-06-27 Nikon Corp Wafer inspection device
JP2004342676A (en) * 2003-05-13 2004-12-02 Matsushita Electric Ind Co Ltd Method and device for inspecting semiconductor wafer
JP2008166306A (en) * 2006-12-26 2008-07-17 Stk Technology Co Ltd Inspection apparatus for semiconductor device
WO2009147719A1 (en) * 2008-06-02 2009-12-10 株式会社アドバンテスト Test system
CN112683210A (en) * 2020-12-28 2021-04-20 上海利扬创芯片测试有限公司 MAP graph offset detection method for wafer test

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116183604A (en) * 2023-04-24 2023-05-30 中国标准化研究院 Semiconductor wafer detection mechanism and equipment
CN116183604B (en) * 2023-04-24 2023-06-20 中国标准化研究院 Semiconductor wafer detection mechanism and equipment

Similar Documents

Publication Publication Date Title
CN104596582B (en) An automatic detection device for a backplane connector
WO2020207271A1 (en) Device for testing service life in simulated environment
CN114779034A (en) Test equipment based on semiconductor wafer and MAP deviation detection method
CN110501539A (en) Equipment and its application method for probe card manufacture, detection and maintenance
CN113466243A (en) Square lithium battery large-surface appearance defect detection system and application method thereof
CN104931507A (en) Mobile telephone shell edge quality detection system and mobile telephone shell edge quality detection method
CN202182939U (en) Probe card detector
CN206960605U (en) Fingerprint module test equipment
CN207366694U (en) A kind of multiple-station rotation mechanism of pcb board measurement jig
CN216144708U (en) Square lithium battery large-surface appearance defect detection system
CN112213043B (en) A battery pack air tightness testing equipment
KR101320646B1 (en) Display panel inspection module and inspection device including the same
CN118936283A (en) A coaxiality measuring device and method for a rotating body part
CN111750813B (en) Automatic detection equipment for turning deep groove ball bearing
CN212620576U (en) One-stop type detection equipment for position and height of PIN PIN of connector
CN116953337B (en) Terminal tower overhauls maintenance and uses electroscope
CN113075425A (en) Intelligent verification system and method for meteorological wind speed sensor
CN117039525A (en) Reverse electric conversion device plug-in detection table
CN218370419U (en) Chip detection material taking and placing device and chip detection equipment
CN116679257A (en) Automatic meter hanging device and method for electric energy meter verification
CN210741718U (en) Integrative testing arrangement of lock body
CN106603008B (en) A kind of solar cell test system and method
CN216081261U (en) Robot part detection platform convenient to detect
CN115372672A (en) Workbench of probe device, control method and probe testing method
CN219319230U (en) Thrust ball bearing ring size detection device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination