CN114690678A - Design method for double-card redundancy diagnosis and switching based on FPGA + ARM - Google Patents
Design method for double-card redundancy diagnosis and switching based on FPGA + ARM Download PDFInfo
- Publication number
- CN114690678A CN114690678A CN202011621302.2A CN202011621302A CN114690678A CN 114690678 A CN114690678 A CN 114690678A CN 202011621302 A CN202011621302 A CN 202011621302A CN 114690678 A CN114690678 A CN 114690678A
- Authority
- CN
- China
- Prior art keywords
- card
- diagnosis
- redundancy
- state
- standby
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0421—Multiprocessor system
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/24—Pc safety
- G05B2219/24182—Redundancy
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Hardware Redundancy (AREA)
Abstract
The invention belongs to the technical field of electronic circuits, and particularly relates to a diagnosis and cutting design method for double-card redundancy based on FPGA and ARM. The method diagnoses important parts and functions in the module and redundant interaction signals to further realize the redundancy switching of the module, so that the method is applied to a double-card redundancy design scheme of an industrial control system to realize the redundancy card part function with high system reliability.
Description
Technical Field
The invention belongs to the technical field of electronic circuits, and particularly relates to a design method for double-card redundancy diagnosis and switching based on FPGA and ARM.
Background
Dual-card redundancy is a very common design with high system reliability in industrial control systems such as Distributed Control Systems (DCS) and Programmable Logic Controllers (PLC). When the dual-card redundancy works, the diagnosis-switching mechanism of the dual-card redundancy is the key for realizing high system reliability.
The traditional mode is that the redundant double cards judge and switch the working/standby modes of the redundant cards through heartbeat signals. The method has single diagnosis on the double cards and introduces the risk that the double-card redundancy cannot realize the function of the double cards due to larger diagnosis errors.
In summary, the dual-card redundancy mechanism using only the heartbeat line has a risk of diagnosing the reliability of the dual-card redundancy function caused by the missing.
Disclosure of Invention
The invention aims to solve the technical problem of providing a design method for diagnosing and switching double-card redundancy based on FPGA and ARM, which diagnoses important parts and functions in a module and redundant interaction signals so as to realize the redundancy switching of the module, thereby being applied to a double-card redundancy design scheme of an industrial control system and realizing the function of a redundant card with high system reliability.
In order to realize the purpose, the invention adopts the technical scheme that:
a design method for double-card redundancy diagnosis and switching based on FPGA + ARM comprises the following steps:
step one, directly entering a 'redundant standby card-initial state' state after a module is powered on;
step two, in the state of 'redundant standby card-initial state', switching the state according to the diagnosis result:
(1) and entering a redundant main card-initial state when the diagnosis result simultaneously meets the following conditions:
a) the power-on time reaches the initial state diagnosis time T1;
b) the last bit of the board card address is 1;
c) the terminal redundancy diagnosis has no main card;
d) the backboard redundancy diagnosis has no card or standby card;
(2) otherwise, the state is kept in a redundant standby card-initial state until the power-on time reaches the initial state diagnosis time T2 and then the state is entered into a redundant standby card state;
step three,
In the state of 'redundant main card-initial state', the state of 'redundant main card' is entered after the power-on time reaches the initial state diagnosis time T2;
and when the redundant standby card is in the state, switching the states according to the diagnosis result:
(1) and keeping in a redundant card standby state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a quasi-main card;
d) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card and the backboard redundancy diagnosis has a standby card;
d) the bus communication is normal;
(3) and entering a 'single-card main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis is free of a main card and the backplane redundancy diagnosis is free of a card;
d) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result meets any one of the following conditions:
a) an ARM operation fault;
b) a channel operating failure;
c) a bus communication failure;
step four, when the redundant main card is in the state, the state is switched according to the diagnosis result:
(1) and keeping in a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the back plate redundancy diagnosis is that a standby card exists;
e) the bus communication is normal;
(2) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a main card or a quasi-main card;
d) the bus communication is normal;
(3) and entering a 'single-card main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the backplane redundancy diagnosis is no card;
e) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
a) an ARM operation fault, or a channel working fault, or a bus communication fault;
b) the terminal redundancy diagnosis has no main card;
c) the redundancy of the backboard is diagnosed as a standby card or a quasi-master card;
d) the standby card is online, and the standby card available time T3 is reached;
and step five, when the single card is in the main card state, switching the states according to the diagnosis result: (1) remaining in a "single card master" state when the diagnostic result satisfies the following conditions simultaneously:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the backplane redundancy diagnosis is no card;
e) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the redundancy of the back plate is diagnosed as the standby card;
e) the bus communication is normal;
(3) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has a main card, or the terminal redundancy diagnosis has no main card and the backboard redundancy diagnosis has a main card or a quasi-main card;
d) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
a) an ARM operation fault, or a channel working fault, or a bus communication fault;
b) the terminal redundancy diagnosis has no main card;
c) the redundancy of the back plate is diagnosed as a standby card or a quasi-master card;
d) the standby card online time reaches standby card available time T3;
and step six, in the state of 'failure standby card', keeping the current state and not switching.
Further, according to the design method for the redundancy diagnosis and switching of the dual cards based on the FPGA and the ARM, in the process of the steps of the method, when the redundant dual cards are simultaneously electrified and initialized, the main card and the standby card are determined according to the module address, the backboard heartbeat and the connection state of the terminal board channel.
Further, according to the design method for double-card redundancy diagnosis and switching based on the FPGA and the ARM, the master/standby state switching of the module is controlled according to the end bit of the physical address, ARM heartbeat diagnosis information, ADC readback channel diagnosis information, serial port diagnosis information, backboard heartbeat signal diagnosis information and terminal board redundancy card state information.
Further, according to the design method for double-card redundancy diagnosis and switching based on the FPGA and the ARM, in the process of carrying out the steps of the method, the LED redundancy indicator lamp is controlled to be turned on or off, the back plate heartbeat signal is controlled to be output, and the redundancy output enable signal is controlled to be output according to the main, standby and fault states of the module.
Further, according to the design method for the double-card redundancy diagnosis and switching based on the FPGA and the ARM, in the process of carrying out the steps of the method, the redundancy switching control function of the board card is realized by using the state machine.
Further, according to the design method for the redundancy diagnosis and switching of the dual cards based on the FPGA and the ARM, in the process of each step of the method, after module initialization is completed, the main card and the standby card respectively perform real-time diagnosis on the module address, ARM heartbeat, bus communication, backboard heartbeat and terminal board states.
Further, according to the design method for double-card redundancy diagnosis and switching based on the FPGA and the ARM, during the steps of the method, fault diagnosis states of respective modules are interacted through a heartbeat line, and a switching strategy is adjusted.
Further, according to the design method for the double-card redundancy diagnosis and switching based on the FPGA and the ARM, in the process of carrying out the steps of the method, when the main card diagnoses the module fault and the self-diagnosis of the standby card does not have the fault, the original main card is switched to the standby card, and the original standby card is upgraded to the main card.
Further, according to the design method for double-card redundancy diagnosis and switching based on the FPGA and the ARM, in the process of carrying out the steps of the method, when redundancy switching or main and standby card fault diagnosis state change occurs, redundancy and fault information are uploaded through a bus.
The technical scheme of the invention has the beneficial effects that: the design method of the diagnosis-switching mechanism of the double-card redundancy based on the FPGA and the ARM can diagnose important parts and functions in the module and redundant interaction signals so as to realize the redundancy switching of the module, is applied to a double-card redundancy design scheme of an industrial control system, and realizes the redundancy card piece function with high system reliability.
Drawings
Fig. 1 is a schematic diagram of a diagnosis-switching mechanism of dual card redundancy based on FPGA + ARM.
Detailed Description
The technical scheme of the invention is explained in detail in the following by combining the drawings and the specific embodiment.
As shown in fig. 1, the design method for dual-card redundancy diagnosis and switching based on FPGA + ARM of the present invention includes the following steps:
step one, directly entering a redundant standby card-initial state after a module is powered on;
step two, in the state of 'redundant standby card-initial state', switching the state according to the diagnosis result:
(1) and entering a 'redundant main card-initial state' state when the diagnosis result simultaneously meets the following conditions:
e) the power-on time reaches the initial state diagnosis time T1;
f) the last bit of the board card address is 1;
g) the terminal redundancy diagnosis has no main card;
h) the backboard redundancy diagnosis has no card or standby card;
(2) otherwise, the state is kept in a redundant standby card-initial state until the power-on time reaches the initial state diagnosis time T2 and then the state is entered into a redundant standby card state;
step three,
In the state of 'redundant main card-initial state', the state of 'redundant main card' is entered after the power-on time reaches the initial state diagnosis time T2;
and when the redundant standby card is in the state, switching the states according to the diagnosis result:
(1) and keeping in a redundant card standby state when the diagnosis result simultaneously meets the following conditions:
e) the ARM operates normally;
f) the channel works normally;
g) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a quasi-main card;
h) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
e) the ARM operates normally;
f) the channel works normally;
g) the terminal redundancy diagnosis has no main card and the backboard redundancy diagnosis has a standby card;
h) the bus communication is normal;
(3) and entering a 'single-card main card' state when the diagnosis result simultaneously meets the following conditions:
e) the ARM operates normally;
f) the channel works normally;
g) the terminal redundancy diagnosis is free of a main card and the backplane redundancy diagnosis is free of a card;
h) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result meets any one of the following conditions:
d) an ARM operation fault;
e) a channel operating fault;
f) a bus communication failure;
and step four, when the redundant main card is in the state, switching the state according to the diagnosis result:
(1) and keeping in a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
f) the ARM operates normally;
g) the channel works normally;
h) the terminal redundancy diagnosis has no main card;
i) the back plate redundancy diagnosis is that a standby card exists;
j) the bus communication is normal;
(2) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
e) the ARM operates normally;
f) the channel works normally;
g) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a main card or a quasi-main card;
h) the bus communication is normal;
(3) and entering a 'single-card main card' state when the diagnosis result simultaneously meets the following conditions:
f) the ARM operates normally;
g) the channel works normally;
h) the terminal redundancy diagnosis has no main card;
i) the backplane redundancy diagnoses no card;
j) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
e) an ARM operation fault, or a channel working fault, or a bus communication fault;
f) the terminal redundancy diagnosis has no main card;
g) the redundancy of the backboard is diagnosed as a standby card or a quasi-master card;
h) the standby card online time reaches standby card available time T3;
and step five, when the single card is in the main card state, switching the states according to the diagnosis result: (1) remaining in a "single card master" state when the diagnostic result satisfies the following conditions simultaneously:
f) the ARM operates normally;
g) the channel works normally;
h) the terminal redundancy diagnosis has no main card;
i) the backplane redundancy diagnosis is no card;
j) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
f) the ARM operates normally;
g) the channel works normally;
h) the terminal redundancy diagnosis has no main card;
i) the back plate redundancy diagnosis is that a standby card exists;
j) the bus communication is normal;
(3) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
e) the ARM operates normally;
f) the channel works normally;
g) the terminal redundancy diagnosis has a main card, or the terminal redundancy diagnosis has no main card and the backboard redundancy diagnosis has a main card or a quasi-main card;
h) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
e) an ARM operation fault, or a channel working fault, or a bus communication fault;
f) the terminal redundancy diagnosis has no main card;
g) the redundancy of the backboard is diagnosed as a standby card or a quasi-master card;
h) the standby card online time reaches standby card available time T3;
and step six, in the state of 'failure standby card', keeping the current state and not switching.
In the process of each step of the method, when the redundant double cards are electrified and initialized at the same time, the main card and the standby card are determined according to the module address, the heartbeat of the backboard and the connection state of the terminal board channel; controlling the main and standby state switching of the module according to the end bit of the physical address, ARM heartbeat diagnosis information, ADC read-back channel diagnosis information, serial port diagnosis information, backboard heartbeat signal diagnosis information and terminal board redundant card state information; controlling the LED redundancy indicator lamp to be on or off, the backboard heartbeat signal output and the redundancy output enable signal output according to the main, standby and fault states of the module; a state machine is used for realizing the redundant switching control function of the board card; after the module initialization is completed, the main card and the standby card respectively carry out real-time diagnosis on the module address, the ARM heartbeat, the bus communication, the backboard heartbeat and the terminal board state; interacting the fault diagnosis states of the respective modules through the heartbeat line and adjusting a switching strategy; when the main card diagnoses the module fault and the spare card does not have the fault, the original main card is switched to the spare card, and the original spare card is upgraded to the main card; when the redundancy switching or the fault diagnosis state change of the main card and the standby card occurs, the redundancy and the fault information are uploaded through the bus.
Claims (10)
1. A design method for diagnosing and cutting double card redundancy based on FPGA + ARM is characterized by comprising the following steps:
step one, directly entering a redundant standby card-initial state after a module is powered on;
step two, in the state of 'redundant standby card-initial state', switching the state according to the diagnosis result:
(1) and entering a redundant main card-initial state when the diagnosis result simultaneously meets the following conditions:
a) the power-on time reaches the initial state diagnosis time T1;
b) the last bit of the board card address is 1;
c) the terminal redundancy diagnosis has no main card;
d) the backboard redundancy diagnosis has no card or standby card;
(2) otherwise, the state is kept in a redundant standby card-initial state until the power-on time reaches the initial state diagnosis time T2 and then the state is entered into a redundant standby card state;
step three,
In the state of 'redundant main card-initial state', the state of 'redundant main card' is entered after the power-on time reaches the initial state diagnosis time T2;
and when the redundant standby card is in the state, switching the states according to the diagnosis result:
(1) and keeping in a redundant card standby state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a quasi-main card;
d) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis is carried out without a main card and the backboard redundancy diagnosis is carried out with a standby card;
d) the bus communication is normal;
(3) and entering a 'single-card main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis is free of a main card and the backplane redundancy diagnosis is free of a card;
d) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result meets any one of the following conditions:
a) an ARM operation fault;
b) a channel operating fault;
c) a bus communication failure;
and step four, when the redundant main card is in the state, switching the state according to the diagnosis result:
(1) and keeping in a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the back plate redundancy diagnosis is that a standby card exists;
e) the bus communication is normal;
(2) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) one of the following two conditions is satisfied: the terminal redundancy diagnosis has a main card, the terminal redundancy diagnosis has no main card, and the backboard redundancy diagnosis has a main card or a quasi-main card;
d) the bus communication is normal;
(3) and entering a 'single-card main-card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the backplane redundancy diagnosis is no card;
e) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
a) ARM operation failure, or channel working failure, or bus communication failure;
b) the terminal redundancy diagnosis has no main card;
c) the redundancy of the backboard is diagnosed as a standby card or a quasi-master card;
d) the standby card online time reaches standby card available time T3;
step five, when the single card is in the main card state, switching the states according to the diagnosis result:
(1) and keeping in a single-card main card state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the backplane redundancy diagnosis is no card;
e) the bus communication is normal;
(2) and entering a 'redundant main card' state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has no main card;
d) the back plate redundancy diagnosis is that a standby card exists;
e) the bus communication is normal;
(3) and entering a redundant standby card state when the diagnosis result simultaneously meets the following conditions:
a) the ARM operates normally;
b) the channel works normally;
c) the terminal redundancy diagnosis has a main card, or the terminal redundancy diagnosis has no main card and the backboard redundancy diagnosis has a main card or a quasi-main card;
d) the bus communication is normal;
(4) and entering a 'fault standby card' state when the diagnosis result simultaneously meets the following conditions:
a) an ARM operation fault, or a channel working fault, or a bus communication fault;
b) the terminal redundancy diagnosis has no main card;
c) the redundancy of the back plate is diagnosed as a standby card or a quasi-master card;
d) the standby card online time reaches standby card available time T3;
and step six, in the state of 'fault standby card', keeping the current state and not switching.
2. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of the steps of the method, when the redundant double cards are electrified and initialized at the same time, the main card and the standby card are determined according to the module address, the heartbeat of the backboard and the connection state of the terminal board channel.
3. The method for designing diagnosis and switching of dual card redundancy based on FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, the master/standby state switching of the module is controlled according to the end bit of the physical address, ARM heartbeat diagnosis information, ADC read-back channel diagnosis information, serial port diagnosis information, backboard heartbeat signal diagnosis information and terminal board redundant card state information.
4. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, the LED redundant indicator light is controlled to be turned on or off, the backboard heartbeat signal is controlled to be output, and the redundant output enable signal is controlled to be output according to the main, standby and fault states of the module.
5. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, a state machine is used for realizing the redundancy switching control function of the board card.
6. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, after the initialization of the module is completed, the main card and the standby card respectively carry out real-time diagnosis on the module address, the ARM heartbeat, the bus communication, the backboard heartbeat and the terminal board state.
7. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: during the process of each step of the method, fault diagnosis states of respective modules are interacted through the heartbeat line, and a switching strategy is adjusted.
8. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of the steps of the method, when the main card diagnoses module faults and the spare card does not have faults in self diagnosis, the original main card is switched to the spare card, and the original spare card is upgraded to the main card.
9. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, when redundancy switching or the fault diagnosis state change of the main card and the standby card occurs, redundancy and fault information are uploaded through a bus.
10. The method for designing the diagnosis and cutting of the dual-card redundancy based on the FPGA + ARM as claimed in claim 1, wherein: in the process of each step of the method, when the redundant double cards are electrified and initialized at the same time, the main card and the standby card are determined according to the module address, the heartbeat of the backboard and the connection state of the terminal board channel; controlling the main and standby state switching of the module according to the end bit of the physical address, ARM heartbeat diagnosis information, ADC read-back channel diagnosis information, serial port diagnosis information, backboard heartbeat signal diagnosis information and terminal board redundant card state information; controlling the LED redundancy indicator lamp to be on or off, the backboard heartbeat signal output and the redundancy output enable signal output according to the main, standby and fault states of the module; a state machine is used for realizing the redundant switching control function of the board card; after the module initialization is completed, the main card and the standby card respectively carry out real-time diagnosis on the module address, the ARM heartbeat, the bus communication, the backboard heartbeat and the terminal board state; interacting the fault diagnosis states of the respective modules through the heartbeat line and adjusting a switching strategy; when the main card diagnoses the module fault and the spare card does not have the fault, the original main card is switched to the spare card, and the original spare card is upgraded to the main card; when the redundancy switching or the fault diagnosis state change of the main card and the standby card occurs, the redundancy and the fault information are uploaded through the bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011621302.2A CN114690678A (en) | 2020-12-31 | 2020-12-31 | Design method for double-card redundancy diagnosis and switching based on FPGA + ARM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011621302.2A CN114690678A (en) | 2020-12-31 | 2020-12-31 | Design method for double-card redundancy diagnosis and switching based on FPGA + ARM |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114690678A true CN114690678A (en) | 2022-07-01 |
Family
ID=82134819
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011621302.2A Pending CN114690678A (en) | 2020-12-31 | 2020-12-31 | Design method for double-card redundancy diagnosis and switching based on FPGA + ARM |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114690678A (en) |
-
2020
- 2020-12-31 CN CN202011621302.2A patent/CN114690678A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101634959B (en) | Dual redundant fault-tolerant system based on embedded type CPU, | |
| WO2021114642A1 (en) | Programmable logic control system applied to subway train | |
| US4607365A (en) | Fault-tolerant communications controller system | |
| CN103838230B (en) | The failure switching method of the digital rudder controller control system of a kind of extendible redundance and the number of axle | |
| CN107942820B (en) | High-reliability analog quantity redundant output device and method | |
| US6757777B1 (en) | Bus master switching unit | |
| JP2018518857A (en) | Method and apparatus for providing redundancy to a vehicle electronic control system | |
| EP3828055B1 (en) | Train control dmi data redundancy control method and system | |
| CN102935849A (en) | Redundancy input and output achievement system of vehicle-mounted signal equipment | |
| CN202421854U (en) | Triplex level redundancy switching value output module for DCS (data communication system) | |
| CN101634853B (en) | Bus-type automobile body control system and method | |
| CN101778007A (en) | System and method for automatically testing I/O pin of CAN bus control module | |
| CN105938356A (en) | Hardware redundancy and operation pace synchronization system of control module in DCS | |
| CN112445751B (en) | Computer host interface board suitable for multi-mode redundant system | |
| CN110376931B (en) | Functional safety current output module with high diagnosis coverage rate | |
| CN114690678A (en) | Design method for double-card redundancy diagnosis and switching based on FPGA + ARM | |
| EP0800675B1 (en) | Bus arrangement related to a magazine | |
| CN216248791U (en) | High-redundancy network control system based on LCU | |
| CN112731793A (en) | Redundant system of space mechanism controller | |
| CN214236717U (en) | Resistance welding control device with double plate positions | |
| JP2000250770A (en) | Multiplexed instrumentation system | |
| CN115098016B (en) | Redundant computer high-precision AD acquisition equipment based on LRM | |
| CN116302697A (en) | Full-interface redundant high-reliability computer system | |
| CN216014243U (en) | Dual-core peripheral digital interface switching system | |
| CN219041798U (en) | Automatic drive-by-wire gateway system and gateway equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |