CN114625526A - Electronic equipment, video recording control method and device thereof, and storage medium - Google Patents

Electronic equipment, video recording control method and device thereof, and storage medium Download PDF

Info

Publication number
CN114625526A
CN114625526A CN202011475970.9A CN202011475970A CN114625526A CN 114625526 A CN114625526 A CN 114625526A CN 202011475970 A CN202011475970 A CN 202011475970A CN 114625526 A CN114625526 A CN 114625526A
Authority
CN
China
Prior art keywords
processing chip
processor
frequency
image signal
signal processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011475970.9A
Other languages
Chinese (zh)
Inventor
韩世广
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Oppo Mobile Telecommunications Corp Ltd
Original Assignee
Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Oppo Mobile Telecommunications Corp Ltd filed Critical Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority to CN202011475970.9A priority Critical patent/CN114625526A/en
Priority to PCT/CN2021/132361 priority patent/WO2022127530A1/en
Publication of CN114625526A publication Critical patent/CN114625526A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G06F9/505Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/20Processor architectures; Processor configuration, e.g. pipelining
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00Indexing scheme relating to G06F9/00
    • G06F2209/50Indexing scheme relating to G06F9/50
    • G06F2209/5012Processor sets

Abstract

The application relates to an electronic device, a video recording control method and device thereof and a storage medium. The method comprises the following steps: setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene; and adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy. Therefore, the effect of the camera can be ensured, and the power consumption of the whole camera can be reduced.

Description

Electronic equipment, video recording control method and device thereof, and storage medium
Technical Field
The present disclosure relates to the field of image processing technologies, and in particular, to an electronic device, a video recording control method and apparatus thereof, and a storage medium.
Background
At present, a mobile terminal includes a main chip having an image signal processing function and an image preprocessing chip located in front of the main chip, and the image signal is processed by the main chip and the image preprocessing chip, but the image preprocessing chip includes processors such as a central processing unit and a network processor, and the power consumption of each processor is large, especially the power consumption of the network processor is very large, so that the power consumption of the whole mobile terminal is very large.
In the related art, power consumption is reduced by using a small-model network processor; alternatively, the resolution and frame rate of the camera sensor are reduced to reduce the amount of computation of each processor in the image preprocessing chip, thereby achieving the purpose of reducing power consumption.
Disclosure of Invention
Accordingly, it is desirable to provide an electronic device, a video recording control method and apparatus thereof, and a storage medium, which can ensure a camera effect and reduce power consumption of the whole device.
A video recording control method of electronic equipment, the electronic equipment includes an application processing chip and an image signal processing chip, the method includes:
setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene; and
and adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy.
A computer-readable storage medium on which a recording control program of an electronic device is stored, the recording control program of the electronic device realizing the above-described recording control method of the electronic device when executed by a processor.
An electronic device comprises a memory, a processor and a video recording control program of the electronic device, wherein the video recording control program is stored in the memory and can run on the processor, and when the processor executes the video recording control program, the video recording control method of the electronic device is realized.
A video recording control apparatus for an electronic device, comprising:
the setting module is used for setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene; and
and the adjusting module is used for adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy.
According to the electronic equipment, the video control method and device thereof and the storage medium, the frequency of each processor in the application processing chip and the image signal processing chip is set based on the current video scene, and the frequency of at least one processor in the application processing chip and the image signal processing chip is adjusted by adopting the first scheduling strategy, so that the video effect can be ensured, and the power consumption of the whole machine can be reduced.
Drawings
FIG. 1 is a diagram illustrating an exemplary embodiment of a video recording control method for an electronic device;
FIG. 2 is a flowchart illustrating a video recording control method of an electronic device according to an embodiment;
FIG. 3 is a flowchart illustrating a video recording control method of an electronic device according to another embodiment;
FIG. 4 is a flowchart illustrating a video recording control method of an electronic device according to another embodiment;
FIG. 5 is a diagram illustrating a software architecture of a video recording control method of an electronic device according to an embodiment;
FIG. 6 is a diagram illustrating a software architecture of a video recording control method for an electronic device according to another embodiment;
FIG. 7 is a graph of the power consumption versus capacity of a central processing unit in one embodiment;
FIG. 8 is a graph of the capacity of the central processing unit before optimization in one embodiment;
FIG. 9 is a graph of the capacity of the central processor before optimization in one embodiment;
FIG. 10 is a block diagram showing a configuration of a recording control apparatus of an electronic device according to an embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
The video recording control method of the electronic equipment provided by the application can be applied to the electronic equipment shown in the figure 1. The electronic device includes an image signal processing chip and an application processing chip. The application Processing chip is mainly used for Processing a conventional Image Processing algorithm, such as dead pixel correction, temporal noise reduction, 3D noise reduction, white balance, automatic exposure, and the like, and may specifically include an Image Signal Processing (ISP) module, a Central Processing Unit (CPU), a Graphics Processing Unit (GPU), a Digital Signal Processor (DSP), a Double Data Rate (DDR), and the like, and the Image Signal Processing module may include an Image Front End processor (Image Front End, IFE), an Image Processing Unit (IPE), and a Bayer Processing Set (BPS).
The Image Signal Processing chip is mainly used for performing a differentiation algorithm, such as backlight shooting in a RAW (RAW Image) domain, High Dynamic Range (HDR) shooting, previewing, enhancing a video effect, and the like, and specifically may include a Pre Image Signal Processing (Pre isp) module, a central Processing Unit, a double-rate synchronous Dynamic random access memory, a Mobile Industry Processor Interface (MIPI), and the like, and the Pre Image Signal Processing module may include a Front-End Processor (Front End, FE), a network Processor (neutral-network Processing Unit, NPU), a Back-End Processor (Back End, BE), and the like. The electronic device can be a mobile phone, a tablet computer, an intelligent camera and other devices with photographing or shooting functions.
In an embodiment, as shown in fig. 2, a video recording control method for an electronic device is provided, which is described by taking the application of the method to the electronic device shown in fig. 1 as an example, and includes the following steps:
step 202, setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene.
For example, a camera application is usually installed in an electronic device (e.g., a mobile phone), and when a user takes a picture or records a picture through the electronic device, the camera application is opened, and related settings are performed through an application setting interface of the camera application, such as setting a picture recording scene, whether to delay shooting, whether to add a filter, and the like, where the picture recording scene includes, but is not limited to, a super night mode, an extreme night mode, a portrait shooting mode, and a general mode. After the user finishes setting through the camera application program, the camera middleware obtains a video recording scene.
In the application, in different video scenes, each processor in the application processing chip and the image signal processing chip corresponds to different frequencies, and the frequencies correspond to the frequencies when the performance (effect) and the power consumption of the camera are balanced, so that the performance requirement and the power consumption requirement of the camera can be met. In practical application, the frequencies of the processors in the application processing chip and the image signal processing chip when the performance and the power consumption of the camera reach the best balance point in different video recording modes can be obtained in advance through calculation and testing, and then each video recording scene and the frequencies of the processors in the corresponding application processing chip and the corresponding image signal processing chip are correspondingly stored in the camera middleware.
In an embodiment, the video recording control method of the electronic device further includes: according to the load of a video scene, the frequency of at least one processor in an application processing chip and an image signal processing chip is predetermined; and inquiring the frequency of each processor in the corresponding application processing chip and the image signal processing chip according to the current video scene.
In the present application, the load of the video scene refers to the resolution and frame rate output by the camera sensor, and different video scenes correspond to different resolutions and frame rates. In practical application, the resolution and frame rate output by the camera sensor corresponding to different video scenes can be obtained first, the frequency of each processor in the application processing chip and the image signal processing chip when the performance and power consumption of the camera reach the best balance point under different video scenes is obtained through calculation and test according to the resolution and frame rate output by the camera sensor, and then each video scene and the frequency of each processor in the corresponding application processing chip and image signal processing chip are correspondingly stored in the camera middleware.
After the camera middleware obtains the current video scene, the frequency of each processor in the application processing chip and the image signal processing chip corresponding to the current video scene can be searched and obtained according to the current video scene, and the frequency of each processor in the application processing chip and the image signal processing chip is set according to the searched and obtained frequency. For example, according to the frequency obtained by searching, the frequency of the relevant processors in the image signal processing chip, such as a central processing unit, a network processor, a double-rate synchronous dynamic random access memory and the like, and the frequency of the relevant processors in the application processing chip, such as the central processing unit, a graphic processing unit, a digital signal processing unit and the like, are set through the node provided by the kernel, so that the frequency of each processor in the image signal processing chip and the application processing chip is matched with the current video scene, and the performance requirement and the power consumption requirement of the camera can be met.
And 204, adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy.
In this application, the first scheduling policy is also referred to as an inactive scheduling policy, and specifically refers to an adjustment sensitivity of a frequency of each processor in the application processing chip and the image signal processing chip, which reflects that an adjustment parameter is an adjustment step length of the frequency, and the adjustment step length corresponding to the first scheduling policy is a smaller value.
After the camera middleware finishes setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene, the frequency of at least one processor in the application processing chip and the image signal processing chip is adjusted by adopting a first scheduling strategy. For example, each video scene uses the same first scheduling strategy, that is, uses the same adjustment step length; or, different first scheduling strategies are adopted for different video scenes, that is, different adjustment step lengths are adopted, wherein the higher the load of the video scene is, the larger the adjustment step length is, the lower the load of the video scene is, and the smaller the adjustment step length is.
In one embodiment, the frequency adjustment interval of at least one processor is [ Freq (1-10%), Freq (1+ 10%) ], wherein Freq is the processor frequency, i.e. obtained based on the current video recording scene. It can be understood that, since the requirement of the video scene on the performance of the camera is stable, the minimum frequency of each processor may be set to Freq (1-10%) and the maximum frequency may be set to Freq (1+ 10%).
In the above embodiment, by setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video recording scene, and adjusting a frequency of at least one processor of the application processing chip and the image signal processing chip using a first scheduling policy, thereby satisfying both the camera performance requirements and the power consumption requirements, effectively solving the problem of reducing power consumption by using a small-model image processor, or the camera performance is affected by reducing the calculation amount of each processor in the image signal processing chip by reducing the resolution and the frame rate of the camera sensor so as to achieve the purpose of reducing the power consumption, meanwhile, different frequencies are set for different video scenes and the first scheduling strategy is adopted for adjustment, so that the problem that all the video scenes are affected by the same frequency and the power consumption is high or the performance of the camera is affected can be effectively solved.
In one embodiment, referring to fig. 3, the method for controlling video recording of an electronic device further includes:
step S302, judging whether the current video scene is superposed with the dynamic effect.
After the user selects the video recording scene through the camera application program, the user can add corresponding dynamic effects to the video recording scene through the camera application program, wherein the dynamic effects include but are not limited to an HDR effect, a beauty treatment effect, a background blurring treatment effect, a dazzling color effect, an anti-shake effect and an ultra-quality effect. After the user completes the addition of the video scene and the corresponding dynamic effect through the camera application program, the camera middleware obtains the video scene and the dynamic effect which needs to be superimposed.
Step S304, if the dynamic effect is determined to be superimposed, acquiring a superimposed frequency according to the dynamic effect, adding the superimposed frequency to the set frequency of each processor in the application processing chip and the image signal processing chip, and adjusting the superimposed frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a second scheduling strategy.
In this application, the second scheduling policy is also referred to as a sensitive scheduling policy, and specifically refers to an adjustment sensitivity of the frequency of each processor in the application processing chip and the image signal processing chip, which reflects that the adjustment parameter is an adjustment step length of the frequency, and the adjustment step length corresponding to the second scheduling policy is a large value. Wherein the sensitivity of the first scheduling policy to adjustments of the processor frequency is less than the sensitivity of the second scheduling policy to adjustments of the processor frequency.
Different video scenes correspond to different dynamic effects, and different dynamic effects correspond to different superposition frequencies, and the different dynamic effects can be obtained through calculation and testing. For example, the corresponding overlay frequencies of the HDR effect, the anti-shake effect, the super-image quality effect, and the like in the super-night scene mode may be obtained in advance through calculation and testing, the corresponding overlay frequencies of the anti-shake effect, the super-image quality effect, and the like in the extreme night mode may be obtained through calculation and testing, and so on until the acquisition of the overlay frequency corresponding to each dynamic effect in all video scenes is completed. And then, correspondingly storing the video scenes, the dynamic effects corresponding to each video scene and the superposition frequency corresponding to each dynamic effect to the camera middleware.
After the current video scene and the dynamic effect to be superimposed are obtained by the camera middleware, the frequencies of the relevant processors in the application processing chip and the image signal processing chip can be set according to the frequency corresponding to the video scene, the frequencies of the relevant processors in the application processing chip and the image signal processing chip are adjusted by utilizing a first scheduling strategy, then the corresponding superimposed frequencies are obtained according to the dynamic effect to be superimposed, the superimposed frequencies are respectively superimposed on the frequencies of the relevant processors in the application processing chip and the image signal processing chip, and the frequencies of the relevant processors in the application processing chip and the image signal processing chip are adjusted by utilizing a second scheduling strategy.
As a specific example, the recording scene, the dynamic effect, and the corresponding scheduling policy may refer to table 1:
TABLE 1
Figure BDA0002835325100000041
Figure BDA0002835325100000051
It should be noted that, for the preview scenario, since the frequency is floating, the frequency and scheduling policy of each processor are consistent with the general mode in the relevant preview scenario.
In the above embodiment, the frequencies of the processors in the application processing chip and the image signal processing chip are set based on the current video scene, the first scheduling policy is adopted to adjust the frequency of at least one of the processors in the application processing chip and the image signal processing chip, the superposition frequency is obtained according to the dynamic effect to be superposed, the superposition frequency is superposed to the set frequency of each processor in the application processing chip and the image signal processing chip, and the second scheduling policy is adopted to adjust the superposed frequency of at least one of the processors in the application processing chip and the image signal processing chip, so that different requirements of the video scene and the dynamic effect to be superposed can be met, the problem that the preset scene frequency required by each scene is difficult to evaluate in a static scene due to the fact that the dynamic effect has multiple items and some dynamic effects have variable grades is effectively solved, and the setting of frequency can satisfy camera performance demand and can satisfy the power consumption demand again.
As a specific example, referring to fig. 4, a video recording control method of an electronic device includes:
step S402, determining a video recording scene.
After the user sets the video scene and the dynamic effect through the camera application program, the camera application program initiates switching operation of the video scene and the dynamic effect.
Step S404, setting the frequency of the relevant processors in the application processing chip and the image signal processing chip to be A, and adjusting the frequency A of the relevant processors by utilizing a first scheduling strategy.
The camera middleware stores the frequency corresponding to the video scene, the superposition frequency corresponding to the dynamic effect and scheduling strategy information. When the camera middleware obtains a video scene, the frequency can be searched and obtained according to the video scene, the frequency of the relevant processors in the application processing chip and the image signal processing chip is set through the node provided by the kernel according to the frequency, the frequency is assumed to be A, and the frequency A of the relevant processors is adjusted through the node provided by the kernel by utilizing a first scheduling strategy.
In step S406, it is determined whether a dynamic effect is set. If yes, go to step S410; otherwise, step S408 is performed.
After the user sets the dynamic effect, the camera middleware determines that the dynamic effect needs to be superimposed, and then executes step S410; when the user does not set the dynamic effect, the camera middleware will determine that the dynamic effect does not need to be superimposed, and then performs step S408.
Step S408, the video scene is used.
Step S410, setting the frequency of the relevant processors in the application processing chip and the image signal processing chip as a _ dynamic, and adjusting the frequency of the relevant processors a _ dynamic by using a second scheduling policy.
After the camera middleware determines that the dynamic effect needs to be superimposed, the superimposing frequency is obtained according to the dynamic effect search, the superimposing frequency is superimposed on the related processor frequency through the node provided by the kernel, and finally the processor frequency is A _ dynamic. Then, the processor associated with the dynamic effect is set as the second scheduling policy, that is, the frequency a _ dynamic of the associated processor is adjusted by the node provided by the kernel using the second scheduling policy.
In step S412, it is determined whether all dynamic effects are turned off. If yes, return to step S404; otherwise, return to step S410.
Briefly, referring to fig. 5, a video recording control method of an electronic device may include: and after receiving the video scene and the dynamic effect set by the user, the camera application program initiates the switching operation of the video scene and the dynamic effect. The camera middleware stores frequency information corresponding to the video scene and the dynamic effect and scheduling strategy information, searches corresponding frequencies according to the video scene and the dynamic effect, and sets corresponding frequencies and adjustment strategies through nodes provided by the kernel, wherein the kernel provides the nodes for setting the corresponding frequencies and the scheduling strategies, for example, the kernel provides the nodes for applying the frequency of a central processing unit in a processing chip and the scheduling strategies, and the nodes for applying the frequency of a graphic processor in the processing chip and the scheduling strategies.
Specifically, referring to fig. 6, the video recording control method of the electronic device may include: and after receiving the video scene and the dynamic effect set by the user, the camera application program initiates the switching operation of the video scene and the dynamic effect. And after receiving the switching operation of the video scene and the dynamic effect, a camera server in the software layer transmits the switching operation to a power consumption management layer of a hardware abstraction layer of an image signal processing chip in a camera hardware abstraction layer, wherein the power consumption management layer stores the frequency corresponding to the video scene and the dynamic effect and scheduling strategy information, and meanwhile, a temperature sensor in the kernel drive provides the temperature information of the image signal processing chip and the whole machine to the power consumption management layer.
The hardware abstraction layer of the image signal processing chip searches corresponding frequencies according to the video scene and the dynamic effect, including the frequency corresponding to the video scene and the superposition frequency corresponding to the dynamic effect, and transmits the frequency related to the image signal processing chip to the driver of the image signal processing chip, the driver of the image signal processing chip sets the relevant processor according to the received frequency, such as the double-rate synchronous dynamic random access memory of the image signal processing chip and the central processing unit of the image signal processing chip, meanwhile, the frequency related to the application processing chip is transmitted to the server of the image signal processing chip, the server of the image signal processing chip transmits the relevant frequency to the power consumption management server, the power consumption management server informs the power consumption hardware abstraction layer, and setting a central processing unit and a graphic processor of the application processing chip through a power consumption hardware abstraction layer.
In the above embodiment, based on the performance requirements of the video scenes and the dynamic effects, the frequency of the application processing chip and the frequency of the relevant processors in the image signal processing chip are set, and the frequency is the best balance point between the camera performance and the power consumption, and the first scheduling policy and the second scheduling policy are respectively set for the case that the stability of the video scenes and the dynamic effects on the camera performance requirements is inconsistent, so that the power consumption can be reduced while the performance requirements of each video scene are ensured.
To verify the validity of the present application, the following description is made with reference to fig. 7 to 9. In this example, referring to fig. 7, the central processing unit adopts a three-cluster architecture composed of small cores, large cores, and extra large cores, and includes four small cores, three large cores, and one extra large core. The straight line 1 indicates that the large core can provide more performance than the ultra-large core under the same power consumption, and the straight line 2 indicates that the small core can provide more performance than the large core under the same power consumption, which is also the reason for setting the first scheduling policy in the video recording mode. Because if the small core is switched to the large core due to the conflict of some tasks, firstly, the tasks of the central processing unit are consumed by migration, and secondly, the tasks run on the large core with poorer energy efficiency ratio, as shown in fig. 8. After the scheme provided by the application is adopted, task migration can not occur even if some task conflicts occur, although tasks of the corelet can be aggravated, the overall power consumption can be reduced, the energy efficiency can be optimized, and therefore the camera effect can be guaranteed and the power consumption of the whole camera can be reduced.
It should be understood that although the various steps in the flow charts of fig. 2-6 are shown in order as indicated by the arrows, the steps are not necessarily performed in order as indicated by the arrows. The steps are not performed in the exact order shown and described, and may be performed in other orders, unless explicitly stated otherwise. Moreover, at least some of the steps in fig. 2-6 may include multiple sub-steps or multiple stages that are not necessarily performed at the same time, but may be performed at different times, and the order of performance of the sub-steps or stages is not necessarily sequential, but may be performed in turn or alternating with other steps or at least some of the sub-steps or stages of other steps.
In one embodiment, a computer-readable storage medium is provided, on which a video recording control program of an electronic device is stored, and the video recording control program of the electronic device realizes the video recording control method of the electronic device described above when executed by a processor.
In one embodiment, an electronic device is provided, which includes a memory, a processor, and a video recording control program of the electronic device stored in the memory and capable of being executed on the processor, and when the processor executes the video recording control program, the video recording control method of the electronic device is implemented.
In one embodiment, referring to fig. 10, there is provided a video recording control apparatus for an electronic device, including: a setup module 10 and an adjustment module 20.
The setting module 10 is configured to set frequencies of respective processors in the application processing chip and the image signal processing chip based on a current video scene; the adjusting module 20 is configured to adjust a frequency of at least one of the application processing chip and the image signal processing chip using a first scheduling policy.
In one embodiment, the setup module 10 is further configured to: according to the load of a video scene, the frequency of at least one processor in an application processing chip and an image signal processing chip is predetermined; and inquiring the frequency of each processor in the corresponding application processing chip and the image signal processing chip according to the current video scene.
In one embodiment, the adjustment module 20 is further configured to: judging whether the current video scene is superposed with a dynamic effect; and if the dynamic effect is determined to be superimposed, acquiring a superimposed frequency according to the dynamic effect, adding the superimposed frequency to the set frequency of each processor in the application processing chip and the image signal processing chip, and adjusting the superimposed frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a second scheduling strategy.
In one embodiment, a processor in an image signal processing chip includes: a central processing unit CPU, a network processor NPU and a double-rate synchronous dynamic random access memory DDR.
In one embodiment, a processor in an application processing chip includes: a central processing unit CPU, a graphic processing unit GPU and a digital signal processor DSP.
In one embodiment, the video recording scenes include a super night mode, an extreme night mode, a portrait photographing mode, and a general mode.
In one embodiment, the dynamic effects include an HDR effect, a beauty treatment effect, a background blurring treatment effect, a dazzle color effect, an anti-shake effect, and a super-picture quality effect.
In one embodiment, the first scheduling policy is less sensitive to adjustments in processor frequency than the second scheduling policy.
In one embodiment, the adjustment interval for the frequency of the at least one processor is [ Freq (1-10%), Freq (1+ 10%) ], wherein Freq is the frequency of the at least one processor.
For specific limitations of the video recording control device of the electronic device, reference may be made to the above limitations of the video recording control method of the electronic device, and details thereof are not repeated herein. All or part of the modules in the video recording control device of the electronic equipment can be realized by software, hardware and a combination thereof. The modules can be embedded in a hardware form or independent from a processor in the computer device, and can also be stored in a memory in the computer device in a software form, so that the processor can call and execute operations corresponding to the modules.
According to the electronic equipment, the video control method and device thereof and the storage medium, the frequency of each processor in the application processing chip and the image signal processing chip is set based on the current video scene, and the frequency of at least one processor in the application processing chip and the image signal processing chip is adjusted by adopting the first scheduling strategy, so that the video effect can be ensured, and the power consumption of the whole machine can be reduced.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by hardware instructions of a computer program, which can be stored in a non-volatile computer-readable storage medium, and when executed, can include the processes of the embodiments of the methods described above. Any reference to memory, storage, database, or other medium used in the embodiments provided herein may include non-volatile and/or volatile memory, among others. Non-volatile memory can include read-only memory (ROM), Programmable ROM (PROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM) or external cache memory. By way of illustration and not limitation, RAM is available in a variety of forms such as Static RAM (SRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), Double Data Rate SDRAM (DDRSDRAM), Enhanced SDRAM (ESDRAM), Synchronous Link DRAM (SLDRAM), Rambus Direct RAM (RDRAM), direct bus dynamic RAM (DRDRAM), and memory bus dynamic RAM (RDRAM).
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.

Claims (12)

1. A video recording control method of an electronic device, wherein the electronic device comprises an application processing chip and an image signal processing chip, and the method comprises the following steps:
setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene; and
and adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy.
2. The method of claim 1, further comprising:
according to the load of a video scene, the frequency of at least one processor in the application processing chip and the image signal processing chip is predetermined; and
and inquiring the frequency of each processor in the corresponding application processing chip and the image signal processing chip according to the current video scene.
3. The method of claim 1, further comprising:
judging whether the current video scene is superposed with a dynamic effect; and
and if the dynamic effect is determined to be superposed, acquiring superposed frequency according to the dynamic effect, adding the superposed frequency to the set frequency of each processor in the application processing chip and the image signal processing chip, and adjusting the superposed frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a second scheduling strategy.
4. The method of claim 1 or 2, wherein the processor in the image signal processing chip comprises: a central processing unit CPU, a network processor NPU and a double-rate synchronous dynamic random access memory DDR.
5. The method of claim 1 or 2, wherein the processor in the application processing chip comprises: a central processing unit CPU, a graphic processing unit GPU and a digital signal processor DSP.
6. The method of claim 1 or 2, wherein the video recording scene comprises a super night scene mode, an extreme night mode, a portrait photographing mode, and a general mode.
7. The method of claim 3, wherein the dynamic effects comprise HDR effects, beautification effects, background blurring effects, glare effects, anti-shake effects, and super-picture quality effects.
8. The method of claim 3, wherein the first scheduling policy is less sensitive to adjustment of processor frequency than the second scheduling policy.
9. The method of claim 1, wherein the frequency of the at least one processor is adjusted over an interval of [ Freq (1-10%), Freq (1+ 10%) ], wherein Freq is the frequency of the at least one processor.
10. A computer-readable storage medium, having stored thereon a video recording control program of an electronic device, which when executed by a processor, implements a video recording control method of the electronic device according to any one of claims 1 to 9.
11. An electronic device, comprising a memory, a processor, and a video recording control program of the electronic device stored in the memory and operable on the processor, wherein the processor executes the video recording control program to implement the video recording control method of the electronic device according to any one of claims 1 to 9.
12. An apparatus for controlling video recording of an electronic device, comprising:
the setting module is used for setting the frequency of each processor in the application processing chip and the image signal processing chip based on the current video scene; and
and the adjusting module is used for adjusting the frequency of at least one processor in the application processing chip and the image signal processing chip by adopting a first scheduling strategy.
CN202011475970.9A 2020-12-14 2020-12-14 Electronic equipment, video recording control method and device thereof, and storage medium Pending CN114625526A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202011475970.9A CN114625526A (en) 2020-12-14 2020-12-14 Electronic equipment, video recording control method and device thereof, and storage medium
PCT/CN2021/132361 WO2022127530A1 (en) 2020-12-14 2021-11-23 Electronic device and video recording control method and apparatus therefor, and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011475970.9A CN114625526A (en) 2020-12-14 2020-12-14 Electronic equipment, video recording control method and device thereof, and storage medium

Publications (1)

Publication Number Publication Date
CN114625526A true CN114625526A (en) 2022-06-14

Family

ID=81897123

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011475970.9A Pending CN114625526A (en) 2020-12-14 2020-12-14 Electronic equipment, video recording control method and device thereof, and storage medium

Country Status (2)

Country Link
CN (1) CN114625526A (en)
WO (1) WO2022127530A1 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104346226A (en) * 2013-08-09 2015-02-11 联想(北京)有限公司 Processor frequency control method and electronic equipment
CN103955264B (en) * 2014-05-15 2016-10-12 乐视致新电子科技(天津)有限公司 Dynamically regulate the method and system of processor working frequency
CN107678855B (en) * 2017-09-19 2020-06-12 中国电子产品可靠性与环境试验研究所 Processor dynamic adjustment method and device and processor chip
US10739838B2 (en) * 2017-12-28 2020-08-11 Omnivision Technologies, Inc. Quality-driven dynamic frequency scaling for energy optimization of smart camera systems
CN110209501B (en) * 2019-06-03 2022-02-08 Oppo广东移动通信有限公司 Frequency adjusting method and device of graphic processor, terminal and storage medium

Also Published As

Publication number Publication date
WO2022127530A1 (en) 2022-06-23

Similar Documents

Publication Publication Date Title
US20160352996A1 (en) Terminal, image processing method, and image acquisition method
US20160037060A1 (en) Generating a high dynamic range image using a temporal filter
US9413951B2 (en) Dynamic motion estimation and compensation for temporal filtering
US20170061582A1 (en) Temporal filtering of independent color channels in image data
US11825094B2 (en) System-on-chip having a merged frame rate converter and video codec and frame rate converting method thereof
US20140044366A1 (en) Imaging device, image signal processing method, and program
US20150042836A1 (en) Method for Controlling Exposure Time of High Dynamic Range Image
CN103905740B (en) Method and device for improving automatic exposure effect realized through manual adjustment
US20190147564A1 (en) Method, device, and camera for blending a first and a second image having overlapping fields of view
US11601600B2 (en) Control method and electronic device
CN115016885B (en) Virtual machine garbage recycling operation method and electronic equipment
US8670593B2 (en) Apparatus and method for dynamically controlling integration time of depth camera for accuracy improvement
WO2020142456A1 (en) Methods and apparatus for optimized stitching of overcapture content
CN114625526A (en) Electronic equipment, video recording control method and device thereof, and storage medium
CN113781358A (en) Image processing method, image processing device, electronic equipment and computer readable storage medium
CN111462021A (en) Image processing method, image processing device, electronic equipment and computer readable storage medium
CN109714501B (en) Frame average noise reduction method and device
US20220046200A1 (en) Methods and apparatus for integrated image signal processing
US20140055639A1 (en) Raw data processing apparatus, raw data processing method and imaging device
CN110706162A (en) Image processing method and device and computer storage medium
JP6946966B2 (en) Image generator and method
US10506161B2 (en) Image signal processor data traffic management
CN113225494B (en) Progressive exposure image generation method, system, image processing apparatus, and medium
CN114422721A (en) Imaging method, imaging device, electronic equipment and storage medium
WO2022109897A1 (en) Time-lapse photography method and device, and time-lapse video generation method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination