CN114613331B - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN114613331B
CN114613331B CN202210186536.1A CN202210186536A CN114613331B CN 114613331 B CN114613331 B CN 114613331B CN 202210186536 A CN202210186536 A CN 202210186536A CN 114613331 B CN114613331 B CN 114613331B
Authority
CN
China
Prior art keywords
area
display
pixels
canceling
degrees
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210186536.1A
Other languages
Chinese (zh)
Other versions
CN114613331A (en
Inventor
王梦奇
于子阳
陈文波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chengdu BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chengdu BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202210186536.1A priority Critical patent/CN114613331B/en
Publication of CN114613331A publication Critical patent/CN114613331A/en
Application granted granted Critical
Publication of CN114613331B publication Critical patent/CN114613331B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/04Structural and physical details of display devices
    • G09G2300/0404Matrix technologies
    • G09G2300/0413Details of dummy pixels or dummy lines in flat panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance

Abstract

An embodiment of the present invention provides a display panel and a display device, where the display panel includes: the display device comprises a display area and a hollow area, wherein the display area is provided with pixels, and the pixels in the first display area are arranged according to a preset array period, wherein one preset array comprises display pixels, row virtual pixels and column virtual pixels; the second display area comprises display pixels, reserved row virtual pixels and reserved column virtual pixels after part of the virtual pixels are canceled, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset column in the first display area through the reserved row virtual pixels, and driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset row in the first display area through the reserved column virtual pixels; and the fan-out routing wire is arranged in a critical area of the second display area, and the critical area is a wiring space released by canceling part of the virtual pixels in the second display area.

Description

Display panel and display device
Technical Field
The invention relates to the field of display, in particular to a display panel and display equipment.
Background
With the development of AMOLED technology, the requirements for display effects are also higher and higher. If the AA Hole (a hollow area on the display area) can realize an ultra-narrow frame, the display effect is greatly improved. At present, the AA hole frame is reduced mainly in two aspects, one is the optimization of a packaging structure, and the other is the reduction of the space occupied by fan-out routing (also called Fanout routing) by adopting a multi-layer routing stacking mode.
However, the conventional fan-out wiring can only be disposed outside the display area on the display panel, and a certain black edge is inevitably formed on the conventional fan-out wiring, so that the size of the AA hole frame cannot be further reduced.
Disclosure of Invention
In view of this, an embodiment of the present invention provides a display panel and a display device, so as to solve the following problems in the prior art: the fan-out routing can only be arranged outside a display area on the display panel, and the size of the AA hole frame cannot be further reduced.
In one aspect, an embodiment of the present invention provides a display panel, including: the display device comprises a display area and a hollow area surrounding the display area, wherein pixels are arranged in the display area, the hollow area is an area without the pixels on the display area, and the hollow area is used for placing a preset device; the display area comprises a first display area and a second display area, and the second display area is an area within a preset range by taking the boundary of the hollowed area as a starting point; the pixels in the first display area are arranged according to a preset array period, wherein one preset array comprises display pixels, row virtual pixels and column virtual pixels; the second display area comprises display pixels, reserved row virtual pixels and reserved column virtual pixels after part of the virtual pixels are canceled, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset column in the first display area through the reserved row virtual pixels, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset row in the first display area through the reserved column virtual pixels, wherein the preset row is a row where the display pixels are located when the column virtual pixels exist, and the preset column is a column where the display pixels are located when the row virtual pixels exist; and the fan-out routing wire is arranged in a critical area of the second display area, and the critical area is a wiring space released by canceling part of the virtual pixels in the second display area.
In some embodiments, the second display region comprises a horizontal blanking region and a vertical blanking region of virtual pixels, the horizontal blanking region and the vertical blanking region comprising only display pixels, the horizontal blanking region having the row of virtual pixels therebetween, and the vertical blanking region having the column of virtual pixels therebetween; the horizontal canceling area is an area for canceling column virtual pixels, and the vertical canceling area is an area for canceling row virtual pixels.
In some embodiments, the data signal lines of the display pixels in the lateral cancel area are connected to the data signal lines of a predetermined column, and the gate signal lines of the display pixels in the vertical cancel area are connected to the gate signal lines of a predetermined row.
In some embodiments, a driving signal of a first display pixel in a first lateral cancellation region is connected to a second display pixel in a second lateral cancellation region through a fan-out trace, wherein the first lateral cancellation region and the second lateral cancellation region are symmetrical with respect to an abscissa axis in a predetermined coordinate system, and the first display pixel and the second display pixel are display pixels in the same column when the hollowed area does not exist; a driving signal of a third display pixel in the first longitudinal canceling area is connected to a fourth display pixel in the second longitudinal canceling area through a fan-out wiring, wherein the first longitudinal canceling area and the second longitudinal canceling area are symmetrical relative to a vertical coordinate axis in a preset coordinate system, and the third display pixel and the fourth display pixel are display pixels which are located in the same row when the hollowed area does not exist; the preset coordinate system is established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis.
In some embodiments, the coverage of the horizontal cancellation zone is a second display zone covered by a first predetermined angle upward and a second predetermined angle downward with reference to an abscissa axis in a predetermined coordinate system, and the coverage of the vertical cancellation zone is a second display zone covered by a third predetermined angle leftward and a fourth predetermined angle rightward with reference to an ordinate axis in the predetermined coordinate system; the preset coordinate system is established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis.
In some embodiments, the sum of the first predetermined angle and the third predetermined angle is 90 degrees, the sum of the second predetermined angle and the third predetermined angle is 90 degrees, the sum of the fourth predetermined angle and the first predetermined angle is 90 degrees, and the sum of the fourth predetermined angle and the third predetermined angle is 90 degrees.
In some embodiments, the first predetermined angle ranges from 30 degrees to 60 degrees, the second predetermined angle ranges from 30 degrees to 60 degrees, the third predetermined angle ranges from 30 degrees to 60 degrees, and the fourth predetermined angle ranges from 30 degrees to 60 degrees.
In some embodiments, the first predetermined angle is 45 degrees, the second predetermined angle is 45 degrees, the third predetermined angle is 45 degrees, and the fourth predetermined angle is 45 degrees.
In some embodiments, the wiring layer where the fan-out trace is located is further provided with a gate signal line.
In another aspect, an embodiment of the present invention provides a display device, including: any embodiment of the present disclosure provides a display panel.
According to the embodiment of the invention, part of the wiring space is released by eliminating part of the virtual pixels in the display area close to the hollowed area, and the part of the wiring space is used for wiring of the fan-out wiring, and the fan-out wiring is moved from the outside of the display area to the inside of the display area, so that the size of the wiring area which is supposed to be reserved for the fan-out wiring is reduced, the black edge is reduced, the ultra-narrow frame design of the hollowed area is realized, and the product performance is improved.
Drawings
In order to more clearly illustrate the embodiments of the present disclosure or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only some embodiments described in the present disclosure, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a display panel according to an embodiment of the present invention;
FIG. 2 is an enlarged schematic structural view of an upper left corner region of FIG. 1 according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of a lateral cancellation zone and a longitudinal cancellation zone provided in accordance with an embodiment of the present invention;
FIG. 4 is a schematic diagram of various predetermined angles in a predetermined coordinate system according to an embodiment of the present invention;
fig. 5 is an enlarged view of layout part of FIP solution provided in an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the drawings of the embodiments of the present invention. It is to be understood that the embodiments described are only a few embodiments of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the described embodiments of the invention without inventive step, are within the scope of protection of the invention.
Unless defined otherwise, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this invention belongs. The use of "first," "second," and similar terms in the present application do not denote any order, quantity, or importance, but rather the terms are used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
In order to keep the following description of the embodiments of the invention clear and concise, a detailed description of known functions and known parts of the invention is omitted.
An embodiment of the present invention provides a display panel, a structural schematic of which is shown in fig. 1, including:
the display device comprises a display area and a hollow area (a hollow position in the middle of the figure) surrounding the display area, wherein pixels are arranged in the display area, the hollow area is an area without the pixels on the display area, and the hollow area is used for placing a preset device; the display area comprises a first display area and a second display area, and the second display area is an area within a preset range taking the boundary of the hollowed area as a starting point; the pixels in the first display area are arranged according to a preset array period, wherein the pixels in one preset array comprise display pixels, row virtual pixels and column virtual pixels; the second display area comprises display pixels, reserved row virtual pixels and reserved column virtual pixels after part of the virtual pixels are canceled, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset column in the first display area through the reserved row virtual pixels, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset row in the first display area through the reserved column virtual pixels, wherein the preset row is a row where the display pixels are located when the column virtual pixels exist, and the preset column is a column where the display pixels are located when the row virtual pixels exist; and the fan-out routing wire is arranged in a critical area of the second display area, and the critical area is a wiring space released by canceling part of the virtual pixels in the second display area.
According to the embodiment of the invention, part of the wiring space is released by eliminating part of the virtual pixels in the display area close to the hollowed area, and the part of the wiring space is used for wiring of the fan-out wiring, and the fan-out wiring is moved from the outside of the display area to the inside of the display area, so that the size of the wiring area which is supposed to be reserved for the fan-out wiring is reduced, the black edge is reduced, the ultra-narrow frame design of the hollowed area is realized, and the product performance is improved.
In a specific implementation, the fan-out traces may be disposed in the critical area of the second area, in whole or in part, according to the size of the critical area, where the size of the critical area is related to the number of rows and the number of columns for canceling virtualization, that is, related to the predetermined range.
The second display area comprises a horizontal canceling area and a vertical canceling area of virtual pixels, wherein the horizontal canceling area and the vertical canceling area only comprise display pixels, the horizontal canceling area comprises the row of virtual pixels, and the vertical canceling area comprises the column of virtual pixels; the horizontal canceling area is an area for canceling column virtual pixels, and the vertical canceling area is an area for canceling row virtual pixels.
Each predetermined array in fig. 1 is 25 pixels including 5 rows × 5 columns, where the display pixels are 4 rows × 4 columns, the 5 th row and the 5 th column are both dummy pixels, that is, there are 9 dummy pixels, rows and columns in which the dummy pixels in fig. 1 are located are represented by blank rows and columns in order to distinguish from the display pixels, and a region formed by one predetermined array is a first display region; in the figure, display pixels are closely arranged, blank rows and columns exist, and the area where connecting lines exist in the blank rows and columns is a second display area, display pixels which are connected in a gapless mode in the transverse direction in the second display area are longitudinal cancel areas, column virtual pixels are cancelled, for example, a plurality of longitudinal cancel areas exist on the left side and the right side of the hollowed area in fig. 1; the display pixels adjacent to each other in the second display area without gap in the longitudinal direction are a transverse cancellation area, and the transverse cancellation area cancels the row of virtual pixels, for example, a plurality of longitudinal cancellation areas exist on the upper side and the lower side of the hollow area in fig. 1. The predetermined array is only an example of 25 pixels including 5 rows by 5 columns, and may also be 6 rows by 6 columns, and the like, which is not limited herein.
Fig. 2 is a schematic diagram of the enlarged structure of the upper left corner area in fig. 1, and as can be seen from fig. 2, the display pixels in the second display area are connected to the corresponding predetermined rows or predetermined columns by the arranged oblique lines. As can be seen from fig. 1 and fig. 2, the driving signal of a first display pixel in a first lateral cancellation area is connected to a second display pixel in a second lateral cancellation area through a fan-out trace, wherein the first lateral cancellation area and the second lateral cancellation area are symmetrical with respect to a horizontal axis in a predetermined coordinate system, and the first display pixel and the second display pixel are in the same column when the cut-out area does not exist; a driving signal of a third display pixel in the first longitudinal canceling area is connected to a fourth display pixel in the second longitudinal canceling area through a fan-out wiring, wherein the first longitudinal canceling area and the second longitudinal canceling area are symmetrical relative to a vertical coordinate axis in a preset coordinate system, and the third display pixel and the fourth display pixel are display pixels which are located in the same row when the hollowed area does not exist; the preset coordinate system is a coordinate system established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis.
As shown in fig. 3, the second display area includes a horizontal blanking area (horizontal frame in the figure) and a vertical blanking area (vertical frame in the figure) of the virtual pixels, and only the display pixels are included in the horizontal blanking area and the vertical blanking area; the horizontal canceling area is an area for canceling column virtual pixels, and the vertical canceling area is an area for canceling row virtual pixels, so that the data signal lines of the display pixels in the horizontal canceling area are connected with the data signal lines of the predetermined columns, and the gate signal lines of the display pixels in the vertical canceling area are connected with the gate signal lines of the predetermined rows.
The coverage range of the transverse canceling area is a second display area covered by a first upward preset angle and a second downward preset angle by taking the abscissa axis in a preset coordinate system as a reference, and the coverage range of the longitudinal canceling area is a second display area covered by a third left preset angle and a fourth right preset angle by taking the ordinate axis in the preset coordinate system as a reference; the predetermined coordinate system is established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis. As shown in fig. 4, for the schematic diagram of the predetermined coordinate system of each of the predetermined angles, the sum of the first predetermined angle and the third predetermined angle is 90 degrees, the sum of the second predetermined angle and the third predetermined angle is 90 degrees, the sum of the fourth predetermined angle and the first predetermined angle is 90 degrees, and the sum of the fourth predetermined angle and the third predetermined angle is 90 degrees, in a specific implementation, the sum of two adjacent predetermined angles may not satisfy 90 degrees.
In a preferred embodiment, the first predetermined angle ranges from 30 degrees to 60 degrees, the second predetermined angle ranges from 30 degrees to 60 degrees, the third predetermined angle ranges from 30 degrees to 60 degrees, and the fourth predetermined angle ranges from 30 degrees to 60 degrees. In order to make the wiring space released by canceling the column dummy pixels and the row dummy pixels be a circular ring shape as much as possible, it is preferable that the first predetermined angle is 45 degrees, the second predetermined angle is 45 degrees, the third predetermined angle is 45 degrees, and the fourth predetermined angle is 45 degrees, so that the fan-out wiring is prevented from being under the anode layer of the display pixels as much as possible.
Fig. 3 is a schematic view of a partial structure when each predetermined angle is 45 degrees, wherein a horizontal FIP (Fanout in Panel) scheme is adopted in the 45-degree region at the lower left in the figure, the driving signals are retracted in the X-direction by canceling the column virtual pixels, and the Data routing is retracted in the display region (Anode); a vertical FIP scheme is adopted in an upper-right 45-degree area in the figure, a driving signal retracts along the Y + direction through canceling a row of virtual pixels, and a Gate wire retracts into a display area. The data signal line and the signal line of the gate GOA in the FIP area are staggered due to the elimination of virtualization, and the data signal line and the signal line of the gate GOA are connected in a step-by-step staggered mode through the virtual pixel position.
Fig. 5 is an enlarged view of a layout (hierarchy) portion of the FIP scheme according to an embodiment of the present invention, and it can be seen that the fan-out trace may partially or completely penetrate into the display area, thereby implementing a narrow bezel of the AA Hole. The wiring layer where the fan-out routing is located is also provided with a grid signal line, and the fan-out routing is covered by all or part of the anode layer.
An embodiment of the present invention further provides a display device, which at least includes the display panel provided in any embodiment of the present invention, and the structure of the display panel is not described herein again.
The display panel manufacturing process can sequentially comprise the following steps from bottom to top: the Poly layer, the Gate1 layer (Gate 2 layer, ILD layer, SD1 layer, PVX layer, PLN1 layer, SD2 layer, PLN2 layer, ITO layer, PLN3 layer, and Anode layer) is only one manufacturing process and does not limit the embodiment of the present invention.
The invention adopts the FIP technology, so that the Fanout routing at the AA Hole can be placed below the Anode layer of the display area, thereby realizing the ultra-narrow frame of the AA Hole.
Moreover, although exemplary embodiments have been described herein, the scope thereof includes any and all embodiments based on the present invention with equivalent elements, modifications, omissions, combinations (e.g., of various embodiments across), adaptations or alterations. The elements of the claims are to be interpreted broadly based on the language employed in the claims and not limited to examples described in the present specification or during the prosecution of the application, which examples are to be construed as non-exclusive. It is intended, therefore, that the specification and examples be considered as exemplary only, with a true scope and spirit being indicated by the following claims and their full scope of equivalents.
The above description is intended to be illustrative, and not restrictive. For example, the above-described examples (or one or more versions thereof) may be used in combination with each other. For example, other embodiments may be utilized by those of ordinary skill in the art upon reading the foregoing description. In addition, in the above-described embodiments, various features may be grouped together to streamline the disclosure. This should not be interpreted as an intention that a disclosed feature not claimed is essential to any claim. Rather, inventive subject matter may lie in less than all features of a particular disclosed embodiment. Thus, the following claims are hereby incorporated into the detailed description as examples or embodiments, with each claim standing on its own as a separate embodiment, and it is contemplated that these embodiments may be combined with each other in various combinations or permutations. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.
While the embodiments of the present invention have been described in detail, the present invention is not limited to these specific embodiments, and those skilled in the art can make various modifications and modifications of the embodiments based on the concept of the present invention, which fall within the scope of the present invention as claimed.

Claims (10)

1. A display panel, comprising:
the display device comprises a display area and a hollow area surrounding the display area, wherein pixels are arranged in the display area, the hollow area is an area without the pixels on the display area, and the hollow area is used for placing a preset device;
the display area comprises a first display area and a second display area, and the second display area is an area within a preset range by taking the boundary of the hollowed area as a starting point;
the pixels in the first display area are arranged according to a preset array period, wherein one preset array comprises display pixels, row virtual pixels and column virtual pixels;
the second display area comprises display pixels, reserved row virtual pixels and reserved column virtual pixels after part of the virtual pixels are canceled, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset column in the first display area through the reserved row virtual pixels, driving signals corresponding to the display pixels in the second display area are connected to driving signals of a preset row in the first display area through the reserved column virtual pixels, wherein the preset row is a row where the display pixels are located when the column virtual pixels exist, and the preset column is a column where the display pixels are located when the row virtual pixels exist;
and the fan-out routing wire is arranged in a critical area of the second display area, and the critical area is a wiring space released by canceling part of the virtual pixels in the second display area.
2. The display panel of claim 1,
the second display area comprises a horizontal canceling area and a vertical canceling area of virtual pixels, only the display pixels are included in the horizontal canceling area and the vertical canceling area, the row virtual pixels are arranged between the horizontal canceling areas, and the column virtual pixels are arranged between the vertical canceling areas;
the horizontal canceling area is an area for canceling column virtual pixels, and the vertical canceling area is an area for canceling row virtual pixels.
3. The display panel of claim 2,
the data signal lines of the display pixels in the horizontal canceling area are connected to data signal lines of a predetermined column, and the gate signal lines of the display pixels in the vertical canceling area are connected to gate signal lines of a predetermined row.
4. The display panel of claim 2,
a driving signal of a first display pixel in a first transverse canceling area is connected to a second display pixel in a second transverse canceling area through a fan-out routing, wherein the first transverse canceling area and the second transverse canceling area are symmetrical relative to an abscissa axis in a preset coordinate system, and the first display pixel and the second display pixel are display pixels which are in the same column when the hollowed area does not exist;
a driving signal of a third display pixel in the first longitudinal canceling area is connected to a fourth display pixel in the second longitudinal canceling area through a fan-out wiring, wherein the first longitudinal canceling area and the second longitudinal canceling area are symmetrical relative to a vertical coordinate axis in a preset coordinate system, and the third display pixel and the fourth display pixel are display pixels which are located in the same row when the hollowed area does not exist;
the preset coordinate system is established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis.
5. The display panel of claim 2,
the coverage range of the transverse canceling area is a second display area covered by a first upward preset angle and a second downward preset angle by taking an abscissa axis in a preset coordinate system as a reference, and the coverage range of the longitudinal canceling area is a second display area covered by a third left preset angle and a fourth right preset angle by taking an ordinate axis in the preset coordinate system as a reference; the preset coordinate system is established by taking the center of the hollowed area as an origin, taking the direction of the row virtual pixels as an abscissa axis and taking the direction of the column virtual pixels as an ordinate axis.
6. The display panel of claim 5,
the sum of the first predetermined angle and the third predetermined angle is 90 degrees, the sum of the second predetermined angle and the third predetermined angle is 90 degrees, the sum of the fourth predetermined angle and the first predetermined angle is 90 degrees, and the sum of the fourth predetermined angle and the third predetermined angle is 90 degrees.
7. The display panel of claim 6,
the first predetermined angle ranges from 30 degrees to 60 degrees, the second predetermined angle ranges from 30 degrees to 60 degrees, the third predetermined angle ranges from 30 degrees to 60 degrees, and the fourth predetermined angle ranges from 30 degrees to 60 degrees.
8. The display panel of claim 6,
the value of the first predetermined angle is 45 degrees, the value of the second predetermined angle is 45 degrees, the value of the third predetermined angle is 45 degrees, and the value of the fourth predetermined angle is 45 degrees.
9. The display panel according to any one of claims 1 to 8,
and the wiring layer where the fan-out routing is arranged is also provided with a grid signal line.
10. A display device, comprising: the display panel of any one of claims 1 to 7.
CN202210186536.1A 2022-02-28 2022-02-28 Display panel and display device Active CN114613331B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210186536.1A CN114613331B (en) 2022-02-28 2022-02-28 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210186536.1A CN114613331B (en) 2022-02-28 2022-02-28 Display panel and display device

Publications (2)

Publication Number Publication Date
CN114613331A CN114613331A (en) 2022-06-10
CN114613331B true CN114613331B (en) 2023-02-28

Family

ID=81858945

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210186536.1A Active CN114613331B (en) 2022-02-28 2022-02-28 Display panel and display device

Country Status (1)

Country Link
CN (1) CN114613331B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101582241A (en) * 2009-06-11 2009-11-18 数能科技股份有限公司 Display method of large LED display
CN105204213A (en) * 2015-11-06 2015-12-30 京东方科技集团股份有限公司 Display panel, manufacturing method thereof and display device
EP2980854A1 (en) * 2014-07-31 2016-02-03 LG Display Co., Ltd. Organic light emitting diode display device
CN106449705A (en) * 2016-10-14 2017-02-22 深圳市华星光电技术有限公司 OLED (organic light emitting diode) display panel
EP3660912A1 (en) * 2018-11-30 2020-06-03 Samsung Display Co., Ltd. Display device
CN113539130A (en) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 Display module assembly and display device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101582241A (en) * 2009-06-11 2009-11-18 数能科技股份有限公司 Display method of large LED display
EP2980854A1 (en) * 2014-07-31 2016-02-03 LG Display Co., Ltd. Organic light emitting diode display device
CN105204213A (en) * 2015-11-06 2015-12-30 京东方科技集团股份有限公司 Display panel, manufacturing method thereof and display device
CN106449705A (en) * 2016-10-14 2017-02-22 深圳市华星光电技术有限公司 OLED (organic light emitting diode) display panel
EP3660912A1 (en) * 2018-11-30 2020-06-03 Samsung Display Co., Ltd. Display device
CN113539130A (en) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 Display module assembly and display device

Also Published As

Publication number Publication date
CN114613331A (en) 2022-06-10

Similar Documents

Publication Publication Date Title
US10776603B2 (en) Display panel and display device
KR102335214B1 (en) Display panel
US20180188858A1 (en) Display panel, method of manufacturing the same, and display device
EP3657308A1 (en) Touch display panel and touch display device
CN107272966B (en) Substrate, display panel and display device
KR102325818B1 (en) Touch display device, touch display panel and method for manufacturing thereof
CN110610675B (en) Display panel and display device
CN109637372B (en) Display panel and display device
US10096627B2 (en) Pixel array substrate
US20210193685A1 (en) Array substrate and manufacturing method thereof, display panel and display device
CN112599580B (en) Display panel and display device
KR20190046113A (en) Touch display panel and touch display device
CN112271263B (en) Display panel and display device
CN114613331B (en) Display panel and display device
KR102625979B1 (en) Touch display panel comprising electrostatic discharge circuit and display device comprising thereof
CN109686766B (en) Display panel and display device
CN111653201B (en) Display panel and display device
CN111261029A (en) Display panel and display device
US10726758B2 (en) Display panel
CN112670302B (en) Array substrate, manufacturing method thereof, display panel and display device
US20220262888A1 (en) Display panel and display device
US9519390B2 (en) Single electrode layer of touch panel
EP4067988A1 (en) Display substrate, display panel and electronic device
US11030932B1 (en) Display panel and display device
US20230280806A1 (en) Display panel and display terminal

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant