CN114579502B - Burning interface system, microprocessor and burning method - Google Patents
Burning interface system, microprocessor and burning method Download PDFInfo
- Publication number
- CN114579502B CN114579502B CN202210175040.4A CN202210175040A CN114579502B CN 114579502 B CN114579502 B CN 114579502B CN 202210175040 A CN202210175040 A CN 202210175040A CN 114579502 B CN114579502 B CN 114579502B
- Authority
- CN
- China
- Prior art keywords
- memory
- multiplexing
- burning
- state
- burner
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
- G06F21/602—Providing cryptographic facilities or services
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/61—Installation
- G06F8/63—Image based installation; Cloning; Build to order
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Bioethics (AREA)
- General Health & Medical Sciences (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Debugging And Monitoring (AREA)
- Read Only Memory (AREA)
Abstract
A programming interface system, a microprocessor and a programming method, wherein the programming interface system comprises: the burner state detection module is used for determining the communication state of the burner and the burner interface system after receiving a power-on reset signal sent by a processor core of the microprocessor and outputting a first multiplexing selection signal according to the communication state; the port multiplexing unit is used for selecting one of the burnt data output end and the multiplexing output end to output data information according to the first multiplexing selection signal; the universal serial bus interface module is used for carrying out data communication with the burner; the main controller module is used for determining the decryption state of the memory according to the data information and executing the burning step control strategy of the memory according to the decryption state; and the memory driving module is used for executing a burning step control strategy on the memory so as to finish burning the memory. The interface system can realize chip port multiplexing, and solves the problems of complex burning flow, low speed and high hardware cost.
Description
Technical Field
The invention belongs to the technical field of electronics, and particularly relates to a burning interface system, a microprocessor and a burning method.
Background
Nonvolatile memory is widely used in various processor chips due to its excellent characteristics of not losing data after power failure, such as flash memory. The current method for burning the nonvolatile processor can be divided into two technical types, wherein the first method is to burn the nonvolatile memory inside the chip by connecting the JTAG interface of the chip with the simulator and by a corresponding upper computer. The second method is to use a communication interface peripheral of the chip to receive data transmitted by external equipment to burn the nonvolatile memory, such as UART serial interface, which has more resource requirements for chip integration, and not only needs ROM which can be solidified and started, but also needs larger internal RAM resource, and a related communication interface peripheral, thus increasing the complexity of chip design, increasing the area of the chip, and complicating the burning process.
Disclosure of Invention
The present invention aims to solve at least one of the technical problems existing in the prior art. Therefore, the invention provides a burning interface system which solves the problems of complex burning flow, low speed and high hardware cost.
The invention also provides a microprocessor and a burning method.
According to an embodiment of the first aspect of the present invention, a burning interface system includes:
the burner state detection module is provided with a first multiplexing selection control end and a power-on reset control end, wherein the power-on reset control end is used for receiving a power-on reset signal sent by a processor core of the microprocessor, and the burner state detection module is used for determining the communication state of the burner and the burner interface system according to the power-on reset signal and outputting a first multiplexing selection signal according to the communication state;
the port multiplexing unit is provided with a first input end, a burning data output end, a multiplexing output end and a state detection input end; the first input end is used for connecting with a general input/output port so as to receive data information sent by the burner; the multiplexing output end is used for connecting with a built-in peripheral of a chip of the microprocessor; the state detection input end is used for receiving the first multiplexing selection signal output by the first multiplexing selection control end; the port multiplexing unit is used for selecting one of the burnt data output end and the multiplexing output end to output the data information according to the first multiplexing selection signal;
The universal serial bus interface module is provided with a first connecting end and a second connecting end, wherein the first connecting end is connected with the burning data output end and is used for carrying out data communication with the burner;
the main controller module is provided with a third connecting end, a fourth connecting end and a second multiplexing selection control end, and the third connecting end is connected with the second connecting end; the main controller module is used for determining the decryption state of the memory according to the data information and executing the burning step control strategy of the memory according to the decryption state; the burning step control strategy at least comprises one of an erasing operation, a programming operation and a reading operation;
the memory driving module is provided with a first driving connecting end, a second driving connecting end, a multiplexing driving end and a first multiplexing selection input end, and the first driving connecting end is connected with the fourth connecting end; the second drive connection end is connected with the memory; the multiplexing drive end is used for connecting the processor cores; the first multiplexing selection input end is used for receiving a second multiplexing selection signal sent by the second multiplexing selection control end, and the second multiplexing selection signal is obtained according to the decryption state; the memory driving module is used for executing the burning step control strategy on the memory so as to finish burning the memory.
The burning interface system according to the embodiment of the invention has at least the following technical effects: the method comprises the steps that firstly, the communication state of a burner and a burning interface system can be determined through a burner state detection module, a first multiplexing selection signal is output according to the communication state, a port multiplexing unit can select one of a burning data output end and a multiplexing output end to output data information sent by the burner according to the first multiplexing selection signal, after the data information is input to a main controller module, the main controller module can determine the decryption state of a memory according to the data information, and select a burning step control strategy of the memory according to the decryption state, and finally, a memory driving module drives the memory to execute the burning step control strategy according to the decryption state so as to complete burning of the memory. The programming interface system of the embodiment of the invention realizes the purposes of high programming speed and simple programming flow, and solves the problems of complex programming flow, low speed and high hardware cost.
According to some embodiments of the invention, the burner state detection module comprises:
a time window counter for receiving the power-on reset signal sent by the processor core and outputting a high-level window pulse signal;
The interface handshake communication detector is used for determining the communication state of the burner and the burning interface system according to the high-level window pulse signal and outputting a state detection signal according to the communication state;
and an or gate device for outputting the first multiplexing selection signal according to the high level window pulse signal and the state detection signal.
According to some embodiments of the invention, the port multiplexing unit comprises:
the system comprises two first port multiplexers, a second enabling selection input end, a first multiplexing selection end and a second multiplexing selection end, wherein each first port multiplexer is provided with a multiplexing input end, a second enabling selection input end, a first multiplexing selection end and a second multiplexing selection end, the two multiplexing input ends are connected with the two general input and output ports in one-to-one correspondence, the two second enabling selection input ends are respectively connected with the burner state detection module, the two first multiplexing selection ends are respectively connected with the general serial bus interface module, and the two second multiplexing selection ends are both used for being connected with built-in peripherals of a chip of the microprocessor.
According to some embodiments of the invention, the main controller module comprises:
a command parser for parsing the data information; the data information comprises decryption information and burning information;
A memory encryption/decryption device, configured to determine the decryption state of the memory according to an analysis result of the decryption information by the command analyzer;
the state register is used for storing state information and error information of each step in the burning process, the state information is used for representing end marks of the erasing operation, the programming operation and the reading operation, and the decryption state, and the error information is used for representing address addressing errors, data programming length errors and/or word width errors in the burning process;
and the memory controller is used for analyzing the burning information after the decryption state represents that the decryption is successful, and executing the burning step control strategy on the memory so as to complete the burning of the memory.
According to some embodiments of the invention, the memory driving module includes:
the bus controller module is connected with the main controller module and is used for executing the burning step control strategy on the memory so as to finish burning the memory;
the second port multiplexer is provided with a controller control end, a burning driving end connected with the bus controller module, a second multiplexing selection signal receiving end connected with the main controller module and a memory connecting end connected with the memory, and the controller control end is used for being connected with the processor core of the microprocessor.
A microprocessor according to an embodiment of the second aspect of the present invention includes:
the programming interface system of the embodiment of the first aspect;
the memory is connected with the second drive connection end of the memory drive module;
a peripheral is arranged in the chip and is connected with the multiplexing output end of the port multiplexing unit;
and the processor core is respectively connected with the built-in peripheral of the chip and the multiplexing driving end of the memory driving module.
The microprocessor according to the embodiment of the invention has at least the following technical effects: the programming interface system is integrated in a microprocessor, the general input/output port of the microprocessor can be used for the programming interface system, the general input/output port of the microprocessor can also be used for the built-in peripherals of the chip in the microprocessor through the port multiplexing unit, the built-in peripherals of the chip cannot be affected by each other, the normal work of the built-in peripherals of the chip cannot be affected, and the programming interface system does not occupy the port resources of the microprocessor. In addition, the memory can be connected with the memory driving module to burn the memory and update the stored data in the memory, and can be accessed by the processor core of the microprocessor through the memory driving module to execute the program content stored in the memory, thereby achieving the purpose of multiplexing the chip ports. The microprocessor of the embodiment of the invention does not need ROM which can be solidified and started, does not need larger internal RAM resource and a related communication interface peripheral, and solves the problems of high complexity of chip design and large chip area.
According to a third aspect of the present invention, a recording method is applied to the recording interface system of the first aspect, and the recording method includes the following steps:
determining the communication state of the burner and the burning interface system;
receiving the data information sent by the burner according to the communication state;
determining the decryption state of the memory according to the data information, and executing the burning step control strategy on the memory according to the decryption state so as to complete burning of the memory; the programming step control strategy includes at least one of the erase operation, the program operation, and the read operation.
The burning method according to the embodiment of the invention has at least the following technical effects: firstly, determining the communication state of a burner and a burning interface system, receiving data information sent by the burner according to the communication state, determining the decryption state of a memory according to the data information, and executing a burning step control strategy of the memory according to the decryption state to finish burning the memory. The programming method of the embodiment of the invention has the advantages of simple programming flow, high programming speed, no participation of a microprocessor, an upper computer and a simulator, high data storage security of a memory, capability of meeting market demands and capability of solving the problems of complex programming flow, low speed and high programming cost.
According to some embodiments of the invention, the receiving the data information sent by the burner according to the communication state includes the steps of:
if the communication state represents that the handshake between the burner and the burning interface system is successful, receiving the data information sent by the burner and transmitting the data information to the universal serial bus interface module through the burning data output end;
and if the communication state represents that the handshake between the burner and the burning interface system fails, connecting the multiplexing output end with the built-in peripheral of the chip.
According to some embodiments of the invention, the memory driver module includes a bus controller module and a second port multiplexer, the bus controller module is connected with the main controller module, the second port multiplexer has a controller control end, a burn-in driving end connected with the bus controller module, a second multiplexing selection signal receiving end connected with the main controller module, a memory connection end connected with the memory, the controller control end is used for connecting with the processor core of the microprocessor;
the executing the burning step control strategy on the memory according to the decryption state comprises the following steps:
Receiving the second multiplexing selection signal sent by the main controller module through the second multiplexing selection signal receiving end;
if the second multiplexing selection signal represents that the memory decryption is successful, enabling the burning driving end, and executing the burning step control strategy on the memory to complete the burning of the memory;
and if the second multiplexing selection signal represents decryption failure, enabling the controller control end, and connecting the processor core of the microprocessor through the controller control end so as to enable the processor core to communicate with the memory.
According to some embodiments of the invention, the method further comprises the steps of:
reading memory address data corresponding to the programming operation from the memory;
confirming the data verification state of the memory address data and the programming data; the data verification state is used for representing consistency of the memory address data and the programming data;
and if the data verification state indicates that the memory address data is the same as the programming data, ending the burning of the memory.
Additional aspects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
Drawings
The foregoing or additional aspects and advantages of the invention will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings, in which:
FIG. 1 is a system block diagram of a burn interface system according to an embodiment of the present invention;
FIG. 2 is a block diagram illustrating a burner status detection module according to an embodiment of the present invention;
FIG. 3 is a system block diagram of a microprocessor according to an embodiment of the present invention;
fig. 4 is a flowchart of a burning method according to an embodiment of the invention.
Reference numerals:
a burner state detection module 100;
a port multiplexing unit 200, a first port multiplexer 210;
a universal serial bus interface module 300;
a main controller module 400;
a memory driver module 500, a bus controller module 510, and a second port multiplexer 520.
Detailed Description
Embodiments of the present invention are described in detail below, examples of which are illustrated in the accompanying drawings, wherein like or similar reference numerals refer to like or similar elements or elements having like or similar functions throughout. The embodiments described below by referring to the drawings are illustrative only and are not to be construed as limiting the invention.
In the description of the present invention, it should be understood that references to orientation, such as upper, lower, front, rear, left, right, etc., are merely for convenience of description and to simplify the description, and do not indicate or imply that the apparatus or elements being referred to must have a particular orientation, be constructed and operated in a particular orientation, and therefore should not be taken as limiting the invention.
In the description of the present invention, a number means one or more, a number means two or more, and greater than, less than, exceeding, etc. are understood to not include the present number, and above, below, within, etc. are understood to include the present number. The description of the first and second is for the purpose of distinguishing between technical features only and should not be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated or implicitly indicating the precedence of the technical features indicated.
In the description of the present invention, unless explicitly defined otherwise, terms such as arrangement, installation, connection, etc. should be construed broadly and the specific meaning of the terms in the present invention can be reasonably determined by a person skilled in the art in combination with the specific contents of the technical scheme.
A burning interface system according to an embodiment of the first aspect of the present invention is described below with reference to fig. 1 to 3.
According to an embodiment of the present invention, a burning interface system includes: the system comprises a burner state detection module 100, a port multiplexing unit 200, a universal serial bus interface module 300, a main controller module 400 and a memory driving module 500.
The burner state detection module 100 is provided with a first multiplexing selection control end and a power-on reset control end, wherein the power-on reset control end is used for receiving a power-on reset signal sent by a processor core of the microprocessor, and the burner state detection module is used for determining the communication state of the burner and a burner interface system according to the power-on reset signal and outputting a first multiplexing selection signal according to the communication state;
The port multiplexing unit 200 is provided with a first input end, a burning data output end, a multiplexing output end and a state detection input end; the first input end is used for connecting with the general input/output port to receive the data information sent by the burner; the multiplexing output end is used for connecting with a built-in peripheral of a chip of the microprocessor; the state detection input end is used for receiving a first multiplexing selection signal output by the first multiplexing selection control end; the port multiplexing unit 200 is configured to select one of the burned data output terminal and the multiplexed output terminal to output data information according to the first multiplexing selection signal;
the universal serial bus interface module 300 is provided with a first connecting end and a second connecting end, wherein the first connecting end is connected with the burning data output end and is used for carrying out data communication with the burner;
the main controller module 400 is provided with a third connecting end, a fourth connecting end and a second multiplexing selection control end, wherein the third connecting end is connected with the second connecting end; the main controller module 400 is configured to determine a decryption state of the memory according to the data information, and execute a write step control policy for the memory according to the decryption state; the burning step control strategy at least comprises one of an erasing operation, a programming operation and a reading operation;
The memory driving module 500 is provided with a first driving connection end, a second driving connection end, a multiplexing driving end and a first multiplexing selection input end, wherein the first driving connection end is connected with the fourth connection end; the second drive connection end is connected with the memory; the multiplexing driving end is used for connecting the processor cores; the first multiplexing selection input end is used for receiving a second multiplexing selection signal sent by the second multiplexing selection control end, and the second multiplexing selection signal is obtained according to the decryption state; the memory driving module 500 is configured to execute a burning step control policy on the memory to complete burning of the memory.
Referring to fig. 1 to 3, the main function of the burner state detection module 100 is that after the microprocessor is reset by power on, the processor core of the microprocessor sends a power on reset signal to the power on reset control end of the burner state detection module 100 through the RSTN port, the burner state detection module 100 sets a detection time window, detects whether the burner is in a working state and successfully handshakes with the burner interface system within the detection time window, and outputs a first multiplexing selection signal to the state detection input end of the port multiplexing unit 200. The port multiplexing unit 200 is connected to the general purpose input/output ports (GPIO 0 and GPIO1 shown in fig. 1) through a first input terminal, so as to receive data information sent by the burner; when the first multiplexing selection signal output by the burner state detection module 100 is in an active state, the port multiplexing unit 200 selects the data information output end of the burner data output end and disables the multiplexing output end; when the first multiplexing selection signal output by the burner state detection module 100 is in an invalid state, the port multiplexing unit 200 disables the burnt data output end and selects the multiplexing output end to be connected to the built-in peripheral of the chip of the microprocessor, thereby achieving the purpose of multiplexing the chip ports.
It should be noted that, the first multiplexing selection signal is in an active state when the power-on reset is performed, the state after the end of the detection time window depends on whether the handshake between the burner and the burner interface system is successful, when the burner successfully handshake communicates with the burner interface system in the detection time window, the first multiplexing selection signal remains in an active state, and if the handshake fails, the first multiplexing selection signal is in an inactive state.
The function of the usb interface module 300 is mainly to complete the data communication process with the burner, including receiving and transmitting data, where the usb interface module 300 can transmit the received data information to the main controller module 400, and can also transmit the status information of the burner interface system and the storage content of the memory to the external burner. In some embodiments, the communication protocol adopts an I2C protocol, except that the communication port is a communication port, the communication port of the I2C protocol adopts an open drain structure, while the present invention adopts a general purpose input/output port, which can be shared with a built-in peripheral of a chip of a microprocessor and does not affect the normal operation of the built-in peripheral of the chip.
The main function of the main controller module 400 is to control the programming flow of the programming interface system, including memory encryption and decryption, command receiving and analyzing, control of the programming steps, control of the overall programming flow, and error detection and status saving of the programming interface system. After the main controller module 400 analyzes the decryption instruction in the data information, receives the decryption key data, and verifies the correctness of the decryption key data to determine the decryption state of the memory, and after the decryption state is determined, the main controller module 400 sends a second multiplexing selection signal to the first multiplexing selection input end of the memory driving module 500; when the second multiplexing selection signal is in an active state, the memory driving module 500 executes a programming step control strategy on the memory to complete programming on the memory, wherein the programming step control strategy at least comprises one of an erase operation, a program operation and a read operation.
It should be noted that, when the second multiplexing selection signal characterizes that the decryption of the memory is successful, the second multiplexing selection signal is in an active state, otherwise, the second multiplexing selection signal is in an inactive state, and at this time, the memory driving module 500 does not execute the control strategy of the burning step on the memory, but is connected to the processor core of the microprocessor through the multiplexing driving end of the memory driving module 500, so that the processor core can directly access the memory, so as to achieve the purpose of multiplexing the chip ports. In addition, the present invention is mainly applied to a nonvolatile memory, but is not to be construed as limiting the present invention.
Referring to fig. 1, it should be noted that, in the programming interface system according to the embodiment of the present invention, after the processor core of the microprocessor sends the power-on reset signal to the programming status detection module 100, the universal serial bus interface module 300, the main controller module 400, and the memory driving module 500 through the RSTN port, normal operation is started.
According to the programming interface system of the embodiment of the present invention, firstly, the communication state between the burner and the programming interface system can be determined by the burner state detection module 100, and a first multiplexing selection signal is output according to the communication state, the port multiplexing unit 200 can select one of the data output end and the multiplexing output end to be programmed according to the first multiplexing selection signal to output the data information sent by the burner, after the data information is input to the main controller module 400, the main controller module 400 can determine the decryption state of the memory according to the data information, and select the programming step control strategy for the memory according to the decryption state, and finally, the memory driving module 500 drives the memory to execute the programming step control strategy according to the decryption state, so as to complete the programming of the memory. The programming interface system of the embodiment of the invention realizes the purposes of high programming speed and simple programming flow, and solves the problems of complex programming flow, low speed and high hardware cost.
In some embodiments of the present invention, referring to fig. 1 and 2, the burner state detection module 100 includes: a time window counter, an interface handshake communication detector, or an or gate device. The time window counter is used for receiving the power-on reset signal sent by the processor core and then outputting a high-level window pulse signal; the interface handshake communication detector is used for determining the communication state of the burner and the burning interface system according to the high-level window pulse signal and outputting a state detection signal according to the communication state; and an OR gate device for outputting a first multiplexing selection signal according to the high level window pulse signal and the state detection signal.
As shown in fig. 1, after the microprocessor chip is reset by power-on, the processor core of the microprocessor sends a power-on reset signal to the input end of the time window counter through the RSTN port, the time window counter outputs a high-level window pulse signal after receiving the power-on reset signal, and sends the high-level window pulse signal to the input end of the interface handshake communication detector and one input end of the or gate device respectively, and the interface handshake communication detector repeatedly detects the communication state of the burner and the burning interface system in the window pulse time and outputs a state detection signal to the other input end of the or gate device. When the burner and the burning interface system successfully handshake communication, the state detection signal is a high level signal, and the first multiplexing selection signal output by the OR gate device is in an effective state.
It should be noted that, the or gate device adopts an exclusive or gate device, when signals input by two input ends of the exclusive or gate device are high level signals at the same time, that is, after the microprocessor chip is powered on and reset, the burner and the burning interface system successfully handshake communication, the first multiplexing selection signal output by the exclusive or gate device is a high level signal, which indicates that the first multiplexing selection signal is in an effective state; when the handshake between the burner and the burning interface system fails, the state detection signal is a low-level signal, and the first multiplexing selection signal output by the exclusive-OR gate device is a low-level signal, which indicates that the first multiplexing selection signal is in an invalid state. In addition, the window pulse time of the time window counter needs to be longer than the time required for the interface handshake communication detector to detect the communication state between the burner and the burner interface system.
In some embodiments of the present invention, referring to fig. 1 to 3, the port multiplexing unit 200 includes two first port multiplexers 210, each of the first port multiplexers 210 has a multiplexing input, a second enable selection input, a first multiplexing selection terminal and a second multiplexing selection terminal, the two multiplexing input terminals are connected to the two universal input/output ports in a one-to-one correspondence, the two second enable selection inputs are respectively connected to the burner status detection module 100, the two first multiplexing selection terminals 3 and 4 are respectively connected to the universal serial bus interface module 300, and the two second multiplexing selection terminals 1 and 2 are both used to connect to on-chip peripherals of the microprocessor. The two second enable selection inputs of the two first port multiplexers 210 receive the first multiplexing selection signals sent by the burner state detection module 100; if the first multiplexing selection signal is in an active state, the two multiplexing input ends are connected with the two universal input/output ports to receive the data information sent by the burner, the two first port multiplexers 210 disable the two second multiplexing selection ends 1 and 2, and select the two first multiplexing selection ends 3 and 4 to output the data information to the universal serial bus interface module 300; if the first multiplexing selection signal is in an invalid state, the two first port multiplexers 210 disable the two first multiplexing selection terminals 3 and 4, and select the two second multiplexing selection terminals 1 and 2 to be connected to the on-chip peripherals of the microprocessor, so that the two general input/output ports are used by the on-chip peripherals, thereby achieving the purpose of multiplexing the chip ports, and not affecting the normal operation of the on-chip peripherals.
In some embodiments of the present invention, referring to fig. 1, a main controller module 400 includes: command parser, memory encryption and decryption device, status register and memory controller. A command parser for parsing the data information; the data information comprises decryption information and burning information; the memory encryption and decryption device is used for determining the decryption state of the memory according to the analysis result of the command analyzer on the decryption information; the state register is used for storing state information and error information of each step in the burning flow, the state information is used for representing the end marks of the erasing operation, the programming operation and the reading operation, and the decryption state, and the error information is used for representing address addressing errors, data programming length errors and/or word width errors in the burning process; and the memory controller is used for analyzing the burning information after the decryption state represents that the decryption is successful, and executing a burning step control strategy on the memory to finish burning the memory.
A command parser for parsing the data information; the data information comprises decryption information and burning information; the memory encryption and decryption device is used for analyzing the decryption instruction according to the command analyzer and extracting decryption key data so as to determine the decryption state of the memory; the state register is used for storing state information and error information of each step in the burning flow, the state information is used for representing the end marks of the erasing operation, the programming operation and the reading operation, and the decryption state, and the error information is used for representing address addressing errors, data programming length errors and/or word width errors in the burning process; and the memory controller is used for analyzing the burning instruction according to the command analyzer after the decryption state represents that the decryption is successful, and executing a burning step control strategy of the memory so as to write the programming data into the memory.
The command analyzer analyzes the received data information sent by the burner, extracts the decryption key data after analyzing the decryption command, and the memory encryption and decryption device verifies the correctness of the decryption key data to determine the decryption state of the memory and store the decryption state in the state register. The recorder reads the decryption state in the state register, after the decryption is successful, the command analyzer analyzes the received data information, and after the analysis is a recording command, the memory controller executes a recording step control strategy for the memory. The programming step control strategy at least comprises one of an erasing operation, a programming operation and a reading operation, after the erasing operation is finished, an erasing end flag bit in a state register is automatically marked as a valid state, a burner reads the value of the erasing end flag bit in the state register, and if the erasing end flag bit is in the valid state, the programming operation is executed so as to write programming data into a memory. The state register stores state information and error information of each step in the burning process, and the burner can read the state information and the error information in the state register, so that the purpose of monitoring the burning process can be realized, and the condition of the burning process can be timely known.
It should be noted that, after determining that the decryption is successful, the memory controller will send the second multiplexing selection signal to the memory driving module 500, and the memory encryption and decryption device automatically reads the encryption key data pre-stored in the memory after the microprocessor is powered on and reset, and compares the extracted decryption key data with the encryption key data; if the comparison result is inconsistent, the memory is in an encrypted state at this time, that is, the second multiplexing selection signal is in an invalid state, and the memory driving module 500 selects the processor core with the multiplexing driving end connected to the microprocessor, so that the processor core can directly access the memory. If the comparison result is that the two are consistent, the second multiplexing selection signal is set to be in an effective state, and the memory controller executes a programming step control strategy for the memory so as to complete programming of the memory. The setting of the memory encryption and decryption device improves the data storage security of the memory.
In some embodiments of the present invention, referring to fig. 1 to 3, a memory driving module 500 includes: a bus controller module 510, a second port multiplexer 520. The bus controller module 510 is connected to the main controller module 400, and is configured to execute a recording step control policy on the memory, so as to complete recording on the memory; the second port multiplexer 520 has a controller control end 5, a burn-in driving end 6 connected to the bus controller module 510, a second multiplexing selection signal receiving end connected to the main controller module 400, and a memory connection end connected to the memory, where the controller control end 5 is used to connect with a processor core of the microprocessor.
The main controller module 400 sends the second multiplexing selection signal to the second multiplexing selection signal receiving end of the second port multiplexer 520, if the memory decryption is successful, the second multiplexing selection signal is set to be in an active state, and the bus controller module 510 accesses the memory through the writing driving end 6 of the second port multiplexer 520 and the memory connecting end, so as to drive the memory to execute the writing step control strategy, thereby completing writing to the memory. If the memory is not decrypted successfully, the second multiplexing selection signal is set to an invalid state, the second port multiplexer 520 disables the burn-in drive end 6 and selects the processor core with the controller control end 5 connected to the microprocessor, so that the processor core can directly access the memory to achieve the purpose of multiplexing the chip ports.
A microprocessor according to an embodiment of the second aspect of the present invention is described below with reference to fig. 1 to 3.
A microprocessor according to an embodiment of the present invention includes: the system comprises a burning interface system, a memory, a chip built-in peripheral device and a processor core. A memory connected to the second driving connection terminal of the memory driving module 500; the built-in peripheral of the chip is connected with the multiplexing output end of the port multiplexing unit 200; and the processor core is respectively connected with the built-in peripheral of the chip and the multiplexing driving end of the memory driving module 500.
If the handshake between the burner and the burning interface system fails, the general input/output port is connected with the first input end of the port multiplexing unit 200, the port multiplexing unit 200 selects the multiplexing output end to be connected with the built-in peripheral of the chip, and disables the burning data output end, so that the general input/output port can be used by the built-in peripheral of the chip. In the memory decryption process of the burning process, if the memory is not decrypted successfully, the memory driving module selects the multiplexing driving end to be connected to the processor core, so that the processor core accesses the memory through the second driving connection end of the memory driving module, and the purpose of multiplexing the chip ports is achieved.
According to the microprocessor of the embodiment of the invention, the programming interface system is integrated in one microprocessor, two general purpose input/output ports (GPIO 0 and GPIO1 shown in the attached figure 1) of the microprocessor can be used for the programming interface system and can also be used for the built-in peripherals of a chip in the microprocessor, the built-in peripherals of the chip cannot be influenced mutually, the normal work of the built-in peripherals of the chip cannot be influenced, and the programming interface system does not occupy the port resources of the microprocessor. In addition, the memory can be accessed by the burning interface system to burn the memory and update the stored data in the memory, and can also be accessed by the processor core of the microprocessor to execute the program content stored in the memory, thereby achieving the purpose of multiplexing the chip ports. The microprocessor of the embodiment of the invention does not need ROM which can be solidified and started, does not need larger internal RAM resource and a related communication interface peripheral, and solves the problems of high complexity of chip design and large chip area.
A burning method according to an embodiment of the third aspect of the present invention is described below with reference to fig. 1 to 4.
The burning method according to the embodiment of the invention comprises the following steps:
determining the communication state of the burner and the burning interface system;
receiving data information sent by a burner according to the communication state;
determining a decryption state of the memory according to the data information, and executing a burning step control strategy on the memory according to the decryption state to complete burning of the memory; the programming step control strategy includes at least one of an erase operation, a program operation, and a read operation.
After the microprocessor is powered on and reset, a detection time window is set, whether the burner is in a working state or not and whether the burner is in successful handshake communication with a burning interface system or not is detected in the detection time window, if the burner is in successful handshake, data information sent by the burner is received, the data information is analyzed, after a decryption instruction in the data information is analyzed, decryption key data is extracted, the correctness of the decryption key data is verified, the decryption state of a memory is determined, and a burning step control strategy is executed on the memory after the decryption is successful, so that the burning of the memory is completed; if the handshake between the burner and the burning interface system fails, the port multiplexing unit 200 selects the multiplexing output end to be connected to the built-in peripheral of the chip of the microprocessor, so that the general input/output port is used by the built-in peripheral of the chip, and the burning data output end is disabled.
It should be noted that, if decryption fails, the second port multiplexer 520 selects the processor core of the controller with the control end 5 connected to the microprocessor, so that the processor core can directly access the memory, and the burn-in driving end 6 is disabled, so as to achieve the purpose of multiplexing the chip ports.
According to the programming method of the embodiment of the invention, firstly, the communication state of the programming device and the programming interface system is determined, the data information sent by the programming device is received according to the communication state, then the decryption state of the memory is determined according to the data information, and the programming step control strategy of the memory is executed according to the decryption state, so as to complete the programming of the memory. The programming method of the embodiment of the invention has the advantages of simple programming flow, high programming speed, no participation of a microprocessor, an upper computer and a simulator, high data storage security of a memory, capability of meeting market demands and capability of solving the problems of complex programming flow, low speed and high programming cost.
In some embodiments of the present invention, referring to fig. 1 to 3, receiving data information transmitted by a burner according to a communication state includes the steps of:
if the communication state represents that the handshake between the burner and the burning interface system is successful, the data information sent by the burner is received and transmitted to the universal serial bus interface module 300 through the burning data output end;
If the communication state represents that the handshake between the burner and the burning interface system fails, the communication state is connected with the built-in peripheral of the chip through the multiplexing output end.
After the microprocessor is powered on and reset, a detection time window is set, whether the burner is in a working state or not and whether handshake communication with the burning interface system is successful or not is detected in the detection time window, when the burner and the burning interface system are in handshake communication successfully, a first multiplexing selection signal is sent to a state detection input end of the port multiplexing unit 200, the first multiplexing selection signal at the moment is in an effective state, a first input end of the port multiplexing unit 200 is connected with a general input and output port so as to receive data information sent by the burner, the port multiplexing unit 200 selects the burning data output end to output the data information to the general serial bus interface module 300, and the multiplexing output end is disabled; when the handshake between the burner and the burning interface system fails, the first multiplexing selection signal is in an invalid state, the port multiplexing unit 200 selects the multiplexing output end to be connected to the built-in peripheral of the chip of the microprocessor, and disables the burning data output end so as to achieve the purpose of multiplexing the chip ports.
In some embodiments of the present invention, referring to fig. 1 and 3, the memory driving module 500 includes a bus controller module 510 and a second port multiplexer 520, the bus controller module 510 is connected with the main controller module 400, the second port multiplexer 520 has a controller control terminal 5, a burn-in driving terminal 6 connected with the bus controller module 510, a second multiplexing selection signal receiving terminal connected with the main controller module 400, a memory connection terminal connected with a memory, and the controller control terminal 5 is used for connecting with a processor core of the microprocessor;
Executing a burning step control strategy on the memory according to the decryption state, wherein the method comprises the following steps:
receiving a second multiplexing selection signal transmitted by the main controller module 400 through a second multiplexing selection signal receiving terminal;
if the second multiplexing selection signal represents that the memory decryption is successful, enabling the programming driving end 6, and driving the memory to execute a programming step control strategy so as to complete programming of the memory;
if the second multiplexing selection signal indicates that decryption fails, the controller control terminal 5 is enabled, and the processor core of the microprocessor is connected through the controller control terminal 5, so that the processor core and the memory are in communication.
The main controller module 400 sends a second multiplexing selection signal to the second multiplexing selection signal receiving end of the second port multiplexer 520, if the second multiplexing selection signal represents that the memory decryption is successful, the programming driving end 6 of the second port multiplexer 520 is enabled, the controller control end 5 is disabled, the bus controller module 510 accesses the memory through the programming driving end 6 and the memory connecting end, and the memory is driven to execute the programming step control strategy, so as to complete the programming of the memory. If the second multiplexing selection signal indicates decryption failure, the controller control terminal 5 of the second port multiplexer 520 is enabled to be connected to the processor core of the microprocessor, and the burn-in driving terminal 6 is disabled, so that the processor core can directly access the memory, thereby achieving the purpose of multiplexing the chip ports.
In some embodiments of the invention, the method further comprises the steps of:
reading memory address data corresponding to a program operation from a memory;
confirming the data verification state of the memory address data and the programming data; the data verification state is used for representing the consistency of memory address data and programming data;
if the data verification state indicates that the memory address data is the same as the programming data, ending the burning of the memory.
After the programming operation is finished, a reading operation is executed to read the memory address data corresponding to the programming operation in the memory, then the memory address data is compared with the programming data, if the data comparison result is inconsistent, an erasing operation is executed to erase the memory address data in the memory, and then the programming operation is performed again to write the programming data into the memory, or an erasing operation is directly executed to write the programming data into the memory to cover the original memory address data. If the data comparison results are consistent, the burning of the memory is ended. The data verification process improves the accuracy of the memory data burning.
In the description of the present specification, reference to the terms "one embodiment," "some embodiments," "illustrative embodiments," "examples," "specific examples," or "some examples," etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, schematic representations of the above terms do not necessarily refer to the same embodiments or examples. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
Although the embodiments of the present invention have been described in detail with reference to the accompanying drawings, the present invention is not limited to the embodiments, and those skilled in the art will appreciate that: many changes, modifications, substitutions and variations may be made to the embodiments without departing from the spirit and principles of the invention, the scope of which is defined by the claims and their equivalents.
Claims (10)
1. A burn interface system, comprising:
the burner state detection module is provided with a first multiplexing selection control end and a power-on reset control end, wherein the power-on reset control end is used for receiving a power-on reset signal sent by a processor core of the microprocessor, and the burner state detection module is used for determining the communication state of the burner and the burner interface system according to the power-on reset signal and outputting a first multiplexing selection signal according to the communication state;
the port multiplexing unit is provided with a first input end, a burning data output end, a multiplexing output end and a state detection input end; the first input end is used for connecting with a general input/output port so as to receive data information sent by the burner; the multiplexing output end is used for connecting with a built-in peripheral of a chip of the microprocessor; the state detection input end is used for receiving the first multiplexing selection signal output by the first multiplexing selection control end; the port multiplexing unit is used for selecting one of the burnt data output end and the multiplexing output end to output the data information according to the first multiplexing selection signal;
The universal serial bus interface module is provided with a first connecting end and a second connecting end, wherein the first connecting end is connected with the burning data output end and is used for carrying out data communication with the burner;
the main controller module is provided with a third connecting end, a fourth connecting end and a second multiplexing selection control end, and the third connecting end is connected with the second connecting end; the main controller module is used for determining the decryption state of the memory according to the data information and executing the burning step control strategy of the memory according to the decryption state; the burning step control strategy at least comprises one of an erasing operation, a programming operation and a reading operation;
the memory driving module is provided with a first driving connecting end, a second driving connecting end, a multiplexing driving end and a first multiplexing selection input end, and the first driving connecting end is connected with the fourth connecting end; the second drive connection end is connected with the memory; the multiplexing drive end is used for connecting the processor cores; the first multiplexing selection input end is used for receiving a second multiplexing selection signal sent by the second multiplexing selection control end, and the second multiplexing selection signal is obtained according to the decryption state; the memory driving module is used for executing the burning step control strategy on the memory so as to finish burning the memory.
2. The burn interface system of claim 1 wherein the burner state detection module comprises:
a time window counter for receiving the power-on reset signal sent by the processor core and outputting a high-level window pulse signal;
the interface handshake communication detector is used for determining the communication state of the burner and the burning interface system according to the high-level window pulse signal and outputting a state detection signal according to the communication state;
and an or gate device for outputting the first multiplexing selection signal according to the high level window pulse signal and the state detection signal.
3. The burn interface system of claim 2 wherein said port multiplexing unit comprises:
the system comprises two first port multiplexers, a second enabling selection input end, a first multiplexing selection end and a second multiplexing selection end, wherein each first port multiplexer is provided with a multiplexing input end, a second enabling selection input end, a first multiplexing selection end and a second multiplexing selection end, the two multiplexing input ends are connected with the two general input and output ports in one-to-one correspondence, the two second enabling selection input ends are respectively connected with the burner state detection module, the two first multiplexing selection ends are respectively connected with the general serial bus interface module, and the two second multiplexing selection ends are both used for being connected with built-in peripherals of a chip of the microprocessor.
4. The burn interface system of claim 1 wherein the master controller module comprises:
a command parser for parsing the data information; the data information comprises decryption information and burning information;
a memory encryption/decryption device, configured to determine the decryption state of the memory according to an analysis result of the decryption information by the command analyzer;
the state register is used for storing state information and error information of each step in the burning process, the state information is used for representing end marks of the erasing operation, the programming operation and the reading operation, and the decryption state, and the error information is used for representing address addressing errors, data programming length errors and/or word width errors in the burning process;
and the memory controller is used for analyzing the burning information after the decryption state represents that the decryption is successful, and executing the burning step control strategy on the memory so as to complete the burning of the memory.
5. The burn interface system of claim 1 wherein the memory driver module comprises:
the bus controller module is connected with the main controller module and is used for executing the burning step control strategy on the memory so as to finish burning the memory;
The second port multiplexer is provided with a controller control end, a burning driving end connected with the bus controller module, a second multiplexing selection signal receiving end connected with the main controller module and a memory connecting end connected with the memory, and the controller control end is used for being connected with the processor core of the microprocessor.
6. A microprocessor, comprising:
a burn interface system according to any one of claims 1 to 5;
the memory is connected with the second drive connection end of the memory drive module;
a peripheral is arranged in the chip and is connected with the multiplexing output end of the port multiplexing unit;
and the processor core is respectively connected with the built-in peripheral of the chip and the multiplexing driving end of the memory driving module.
7. A recording method, applied to the recording interface system according to any one of claims 1 to 5, comprising the steps of:
determining the communication state of the burner and the burning interface system;
receiving the data information sent by the burner according to the communication state;
determining the decryption state of the memory according to the data information, and executing the burning step control strategy on the memory according to the decryption state so as to complete burning of the memory; the programming step control strategy includes at least one of the erase operation, the program operation, and the read operation.
8. The burning method according to claim 7, wherein the receiving the data information transmitted by the burner according to the communication state comprises the steps of:
if the communication state represents that the handshake between the burner and the burning interface system is successful, receiving the data information sent by the burner and transmitting the data information to the universal serial bus interface module through the burning data output end;
and if the communication state represents that the handshake between the burner and the burning interface system fails, connecting the multiplexing output end with the built-in peripheral of the chip.
9. The programming method of claim 7, wherein the memory driver module comprises a bus controller module and a second port multiplexer, the bus controller module being connected to the main controller module, the second port multiplexer having a controller control terminal for connecting to the processor core of the microprocessor, a programming driver terminal connected to the bus controller module, a second multiplexing selection signal receiving terminal connected to the main controller module, a memory connection terminal connected to the memory;
The executing the burning step control strategy on the memory according to the decryption state comprises the following steps:
receiving the second multiplexing selection signal sent by the main controller module through the second multiplexing selection signal receiving end;
if the second multiplexing selection signal represents that the memory decryption is successful, enabling the burning driving end, and executing the burning step control strategy on the memory to complete the burning of the memory;
and if the second multiplexing selection signal represents decryption failure, enabling the controller control end, and connecting the processor core of the microprocessor through the controller control end so as to enable the processor core to communicate with the memory.
10. The burning method according to claim 7, further comprising the steps of:
reading memory address data corresponding to the programming operation from the memory;
confirming the data verification state of the memory address data and the programming data; the data verification state is used for representing consistency of the memory address data and the programming data;
and if the data verification state indicates that the memory address data is the same as the programming data, ending the burning of the memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210175040.4A CN114579502B (en) | 2022-02-28 | 2022-02-28 | Burning interface system, microprocessor and burning method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210175040.4A CN114579502B (en) | 2022-02-28 | 2022-02-28 | Burning interface system, microprocessor and burning method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114579502A CN114579502A (en) | 2022-06-03 |
| CN114579502B true CN114579502B (en) | 2023-06-20 |
Family
ID=81774771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210175040.4A Active CN114579502B (en) | 2022-02-28 | 2022-02-28 | Burning interface system, microprocessor and burning method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114579502B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106445614A (en) * | 2016-10-12 | 2017-02-22 | 深圳市博巨兴实业发展有限公司 | Burning device and method for microcontroller |
| CN113238767A (en) * | 2021-04-09 | 2021-08-10 | Tcl空调器(中山)有限公司 | Interface multiplexing method, air conditioner external unit and readable storage medium |
| WO2021216046A1 (en) * | 2020-04-21 | 2021-10-28 | Hewlett-Packard Development Company, L.P. | Bios updates |
| CN114019357A (en) * | 2021-10-27 | 2022-02-08 | 浪潮(北京)电子信息产业有限公司 | Management method of test pin of logic processing module and related assembly |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6718407B2 (en) * | 1999-09-30 | 2004-04-06 | Intel Corporation | Multiplexer selecting one of input/output data from a low pin count interface and a program information to update a firmware device from a communication interface |
| TWI560550B (en) * | 2014-12-24 | 2016-12-01 | Realtek Semiconductor Corp | Multiplex module and apparatus thereof for high-speed serial transmission |
| US10311001B2 (en) * | 2017-10-09 | 2019-06-04 | Getac Technology Corporation | Electronic device and communication method thereof |
-
2022
- 2022-02-28 CN CN202210175040.4A patent/CN114579502B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106445614A (en) * | 2016-10-12 | 2017-02-22 | 深圳市博巨兴实业发展有限公司 | Burning device and method for microcontroller |
| WO2021216046A1 (en) * | 2020-04-21 | 2021-10-28 | Hewlett-Packard Development Company, L.P. | Bios updates |
| CN113238767A (en) * | 2021-04-09 | 2021-08-10 | Tcl空调器(中山)有限公司 | Interface multiplexing method, air conditioner external unit and readable storage medium |
| CN114019357A (en) * | 2021-10-27 | 2022-02-08 | 浪潮(北京)电子信息产业有限公司 | Management method of test pin of logic processing module and related assembly |
Non-Patent Citations (1)
| Title |
|---|
| 基于EzPort的Coldfire系列MCU存储器编程的实现;田宏伟;刘雪兰;;科技信息(第36期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114579502A (en) | 2022-06-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11657857B2 (en) | Memory devices having special mode access | |
| US11263154B2 (en) | Block or page lock features in serial interface memory | |
| JP3715456B2 (en) | System and method for testing an embedded microprocessor system that includes physical and / or simulated hardware | |
| US20080033609A1 (en) | Automotive diagnostic and tuning system | |
| US6779052B2 (en) | Electronic apparatus, system and method for controlling communication among devices coupled through different interfaces | |
| CN114138333B (en) | Program loading method and related device | |
| KR100921852B1 (en) | Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system | |
| CN114579502B (en) | Burning interface system, microprocessor and burning method | |
| JP3182425B2 (en) | Method and apparatus for protecting ROM data | |
| CN101095119B (en) | Device and method for analyzing embedded systems with test interfaces | |
| CN110058973A (en) | The test macro of data memory device and the test method of data memory device | |
| US6807629B1 (en) | Apparatus and method for accessing POST 80h codes via a computer port | |
| US7404027B2 (en) | Slave device in information processing system, operation control program for slave device, and operation control method for slave device | |
| CN112634977B (en) | Chip with debug memory interface and debug method thereof | |
| JP3625879B2 (en) | Information recording medium with memory check function | |
| CN113409873A (en) | Erasing and writing interference test system and method and execution device | |
| JP4339269B2 (en) | Mobile phone bus monitor system and method | |
| JPH0844571A (en) | Program rewrite method for system rom and computer system using this method | |
| US20020157085A1 (en) | Information processing apparatus | |
| CN117406934B (en) | Flash memory data access method, electric quantity calculation method, device and storage medium | |
| US12007875B2 (en) | Chip having debug memory interface and debug method thereof | |
| JP2003005854A (en) | Information processor | |
| CN115687211A (en) | Serial port state setting circuit and method | |
| US20030149877A1 (en) | Smart card with keypro function | |
| US20060021058A1 (en) | Double key protection method for computer peripheral and architecture for the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |