CN114566957B - Adjustable voltage power supply system, method and computer equipment - Google Patents
Adjustable voltage power supply system, method and computer equipment Download PDFInfo
- Publication number
- CN114566957B CN114566957B CN202210178485.8A CN202210178485A CN114566957B CN 114566957 B CN114566957 B CN 114566957B CN 202210178485 A CN202210178485 A CN 202210178485A CN 114566957 B CN114566957 B CN 114566957B
- Authority
- CN
- China
- Prior art keywords
- voltage
- power switch
- pin
- controllable power
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 238000006243 chemical reaction Methods 0.000 claims abstract description 51
- 230000001105 regulatory effect Effects 0.000 claims description 24
- 239000003990 capacitor Substances 0.000 claims description 22
- 230000001276 controlling effect Effects 0.000 claims description 19
- 230000015654 memory Effects 0.000 claims description 19
- 239000002699 waste material Substances 0.000 abstract description 6
- 101001128814 Pandinus imperator Pandinin-1 Proteins 0.000 description 6
- 101001024685 Pandinus imperator Pandinin-2 Proteins 0.000 description 6
- 238000013461 design Methods 0.000 description 6
- 238000004364 calculation method Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000001514 detection method Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 101100520142 Caenorhabditis elegans pin-2 gene Proteins 0.000 description 1
- 241000282326 Felis catus Species 0.000 description 1
- 101100244014 Neurospora crassa (strain ATCC 24698 / 74-OR23-1A / CBS 708.71 / DSM 1257 / FGSC 987) ppi-5 gene Proteins 0.000 description 1
- 101150023294 PIN4 gene Proteins 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000002360 explosive Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012806 monitoring device Methods 0.000 description 1
- 101150037009 pin1 gene Proteins 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J1/00—Circuit arrangements for dc mains or dc distribution networks
- H02J1/08—Three-wire systems; Systems having more than three wires
- H02J1/082—Plural DC voltage, e.g. DC supply voltage with at least two different DC voltage levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/266—Arrangements to supply power to external peripherals either directly from the computer or under computer control, e.g. supply of power through the communication port, computer controlled power-strips
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Power Sources (AREA)
Abstract
The invention discloses an adjustable voltage power supply system, an adjustable voltage power supply method and computer equipment, and belongs to the technical field of electronics. The invention provides an adjustable voltage power supply system which can improve the multiplexing rate of pins of a power connector; meanwhile, the output voltage of the voltage-adjustable connecting end is designed to meet different voltage requirements of equipment, and the phenomenon of idle waste of a power conversion module on a main board is reduced.
Description
Technical Field
The present invention relates to the field of electronic technologies, and in particular, to a voltage-adjustable power supply system, a voltage-adjustable power supply method, and a computer device.
Background
With the development of mobile network devices represented by mobile phones and the popularization of devices such as sky-eye devices and monitoring devices, the annual data volume has been increasing in an explosive manner. For example, when a cat purchases a large number of railway tickets, such as twenty-one, 12306, the performance of the hard disk of the device needs to be higher.
The existing market has various hard disk types, such as SAS/SATA hard disk, NVME hard disk and M.2/M.3 hard disk, different hard disk performance parameters are different, and application scenes are different. In the development of a server, the server needs to support different types of hard disks because of different requirements.
When different hard disks are used, the server needs to provide different hard disk power supplies, and when the SAS/SATA hard disk works, the power supply voltage is required to be 12V or 5V; when the NVME hard disk works, the required power supply voltage is 12V; the required power supply voltage is 3.3V when the M.2/M.3 hard disk works.
In order to be compatible with supplying power to various hard disks, the current design scheme generally adopts the following two methods:
first kind: the motherboard is provided with a plurality of connectors, such as a 12V connector, a 5V connector and a 3.3V connector.
Second kind: a power connector with a plurality of pins is selected, and the connector comprises a plurality of pins with 12V voltage, a plurality of pins with 5V voltage and a plurality of pins with 3.3V voltage.
The present design has several disadvantages:
1. when the number of connectors and pins of the motherboard is larger, the more PCB space is required to occupy the motherboard. In order to achieve the transmission rate of PCIE5.0, the board used by the current motherboard has lower and lower loss, which results in higher and higher price, so the motherboard needs to be reduced in size to reduce cost.
2. Meanwhile, connectors with different pin numbers are selected, so that the phenomenon that a hard disk is burnt out due to misplacement of pins is prevented.
3. The power conversion module of the main board has the waste phenomenon: if the NVMe hard disk is used, the 5V and 3.3V power supply conversion modules are in an idle state; when the SAS hard disk is used, the 3.3V power conversion module is in an idle state; when the M.2 hard disk is used, the 5V power conversion module is in an idle state.
Disclosure of Invention
In order to overcome the technical defects, the invention aims to provide an adjustable voltage power supply system, an adjustable voltage power supply method and computer equipment, which can improve the multiplexing rate of pins of a power connector; meanwhile, the output voltage of the voltage-adjustable connecting end is designed to meet different voltage requirements of equipment, and the phenomenon of idle waste of a power conversion module on a main board is reduced.
The specific technical scheme provided by the embodiment of the invention is as follows:
in a first aspect, an adjustable voltage power supply system is provided, the system comprises a power conversion chip, a first capacitor, a first magnetic core inductor, a first resistor, a second resistor, a third resistor, an N-type MOS tube, an adjustable level signal end and an adjustable voltage connecting end, the power conversion chip comprises a self-boosting voltage input pin, a switch control pin and an output voltage feedback pin,
the self-boosting voltage input pin of the power conversion chip is connected with the first end of the first capacitor, and the second end of the first capacitor is connected with the switch control pin of the power conversion chip and is also connected with the first end of the first magnetic core inductor; the second end of the first magnetic core inductor is connected with the adjustable voltage connecting end and is connected with the first end of the first resistor; the second end of the first resistor is connected with the output voltage feedback pin of the power conversion chip, and is connected with the first end of the second resistor, and is connected with the first end of the third resistor; the second end of the third resistor is connected with the first end of the N-type MOS tube; the second end of the N-type MOS tube is connected with the signal end with the adjustable level and is connected with the second end of the second resistor.
Further, when the complex programmable logic device transmits a low-level signal to the adjustable-level signal end, the N-type MOS tube is disconnected, and the first resistor is connected in series with the second resistor, so that the deduction determination is performed when the output voltage of the adjustable-voltage connecting end is the first adjustment voltage.
Further, when the complex programmable logic device transmits a high-level signal to the adjustable level signal end, the N-type MOS tube is conducted, the second resistor is connected in parallel with the third resistor and then connected in series with the first resistor, and the output voltage of the adjustable voltage connecting end is deduced and determined when the output voltage is the second adjustment voltage.
Further, the system comprises a fixed voltage connection end, a second capacitor, an enabling signal end and a PG signal end, the power conversion chip also comprises a power input pin, an enabling pin, a PG signal pin and a grounding pin,
the fixed voltage connecting end is connected with a power input pin of the power conversion chip and is connected with a first end of the second capacitor; the second end of the second capacitor is grounded; the enabling signal end is connected with an enabling pin of the power conversion chip, and the PG signal end is connected with a PG signal pin of the power conversion chip; and the grounding pin of the power conversion chip is grounded.
Further, the system comprises a first controllable power switch, a second controllable power switch, a third controllable power switch, a fourth controllable power switch and a power connector, wherein the power connector comprises a plurality of pins,
the fixed voltage connecting end is connected with the first end of the first controllable power switch and is connected with the first end of the second controllable power switch; the second end of the first controllable power switch is connected with the first pin and/or the second pin of the power connector, and the second end of the second controllable power switch is connected with the third pin and/or the fourth pin of the power connector; the adjustable voltage connecting end is connected with the first end of the third controllable power switch and is connected with the first end of the fourth controllable power switch; the second end of the third controllable power switch is connected with the first pin and/or the second pin of the power connector, and the second end of the fourth controllable power switch is connected with the third pin and/or the fourth pin of the power connector;
and the fifth pin, the sixth pin, the seventh pin and the eighth pin of the power connector are grounded.
Further, the system also comprises a first switch signal end, a second switch signal end, a third switch signal end and a fourth switch signal end,
the first switch signal end is connected with the first controllable power switch, the second switch signal end is connected with the second controllable power switch, the third switch signal end is connected with the third controllable power switch, and the fourth switch signal end is connected with the fourth controllable power switch.
In a second aspect, there is provided a method of adjustable voltage supply, the method comprising:
acquiring ID information of a hard disk board card, and confirming the type of voltage for supplying power to the hard disk through the ID information;
and controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk.
Further, before the controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type, the method includes:
and judging whether the hard disk power supply voltage needs to be regulated, if so, sending a regulating signal by the complex programmable logic device, and regulating the output voltage of the adjustable voltage connecting end.
If not, controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage type, and supplying power to the hard disk.
Further, the controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage category includes:
when the hard disk power supply voltage needs to be regulated and the hard disk is of an SAS/SATA type, the first controllable power switch and the fourth controllable power switch are turned on, and the second controllable power switch and the third controllable power switch are turned off;
when the hard disk power supply voltage does not need to be regulated and the hard disk is of an NVMe type, the first controllable power switch and the second controllable power switch are turned on, and the third controllable power switch and the fourth controllable power switch are turned off;
and when the hard disk power supply voltage does not need to be regulated and the hard disk is of an M.2 type, turning off the first controllable power switch and the second controllable power switch, and turning on the third controllable power switch and the fourth controllable power switch.
In a third aspect, there is provided a computer device comprising:
one or more processors;
a memory;
the program stored in the memory, when executed by the one or more processors, causes the processors to perform the steps of the adjustable voltage supply method of any one of the second aspects above.
Compared with the prior art, the technical scheme provided by the invention comprises a power conversion chip, a first capacitor, a first magnetic core inductor, a first resistor, a second resistor, a third resistor, an N-type MOS tube, an adjustable level signal end and an adjustable voltage connecting end, wherein the power conversion chip comprises a self-boosting voltage input pin, a switch control pin and an output voltage feedback pin. The invention provides an adjustable voltage power supply system which can improve the multiplexing rate of pins of a power connector; meanwhile, the output voltage of the voltage-adjustable connecting end is designed to meet different voltage requirements of equipment, and the phenomenon of idle waste of a power conversion module on a main board is reduced.
The technical scheme of the invention provides a voltage conversion circuit with adjustable output voltage, and the circuit can realize the output of two different voltages at an adjustable voltage connecting end.
The technical scheme of the invention designs a plurality of controllable power switches, and can provide needed power for the hard disk by controlling different controllable power switches according to actual needs.
The technical scheme of the invention designs the detection mechanism to confirm the voltage type of the power supply to the hard disk through the ID information by acquiring the ID information of the hard disk board card; and controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk. The problem that a plurality of power connectors or power connectors comprising more pins are needed to cause the hard disk connectors on the main board to occupy more circuit board space in order to supply power to different types of hard disks can be effectively solved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a circuit diagram of an adjustable voltage power supply system according to a first embodiment of the present invention;
fig. 2 is a schematic diagram of a connection relationship between a controllable power switch and a pin of a power connector according to a first embodiment of the present invention;
FIG. 3 is a flowchart of a method for providing adjustable voltage power according to a second embodiment of the present invention;
the drawings are marked:
v1, outputting voltage at a fixed voltage connecting end; v2, outputting voltage by the adjustable voltage connecting end; c1, a first capacitor; c2, a second capacitor; l1, a first magnetic core inductor; r1, a first resistor; r2, a second resistor; r3, a third resistor; q11, N type MOS tube; q1, a first controllable power switch; q2, a second controllable power switch; q3, a third controllable power switch; q4, a fourth controllable power switch; pin1, the first Pin; pin2, the second Pin; pin3, third Pin; pin4, fourth Pin; pin5, fifth Pin; pin6, sixth Pin; pin7, seventh Pin; pin8, eighth Pin; enable, enable signal end; power good, PG signal end; vin, power input pin; en, enable pin; PG, PG signal pin; BST, self-boosting voltage input pin; SW, switch control pin; FB. An output voltage feedback pin; vfb, output voltage feedback pin output voltage; 1011. an adjustable level signal terminal; 101. a first switch signal terminal; 102. a second switch signal terminal; 103. a third switch signal terminal; 104. and a fourth switch signal terminal.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the present invention more apparent, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are only some embodiments of the present invention, not all embodiments of the present invention. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
It is noted that, unless the context clearly requires otherwise, the words "comprise," "comprising," and the like throughout the specification and the claims should be construed in an inclusive sense rather than an exclusive or exhaustive sense; that is, it is the meaning of "including but not limited to".
Furthermore, in the description of the present invention, unless otherwise indicated, the meaning of "a plurality" is two or more.
Example 1
The embodiment of the invention provides an adjustable voltage power supply system, as shown in figure 1, which comprises a power supply conversion chip, a first capacitor C1, a first magnetic core inductor L1, a first resistor R1, a second resistor R2, a third resistor R3, an N-type MOS tube Q11, an adjustable level signal end 1011 and an adjustable voltage connecting end, wherein the power supply conversion chip comprises a self-elevating voltage input pin BST, a switch control pin SW and an output voltage feedback pin FB,
the self-boosting voltage input pin BST of the power conversion chip is connected with the first end of the first capacitor C1, the second end of the first capacitor C1 is connected with the switch control pin SW of the power conversion chip, and is connected with the first end of the first magnetic core inductor L1; the second end of the first magnetic core inductor L1 is connected with the adjustable voltage connecting end and is connected with the first end of the first resistor R1; the second end of the first resistor R1 is connected with the output voltage feedback pin FB of the power conversion chip, and is simultaneously connected with the first end of the second resistor R2 and the first end of the third resistor R3; the second end of the second resistor R2 is grounded, and the second end of the third resistor R3 is connected with the first end of the N-type MOS tube Q11; the second end of the N-type MOS transistor Q11 is connected to the level-adjustable signal terminal 1011 and is also connected to the second end of the second resistor R2.
Specifically, the adjustable voltage connection end is an adjustable output voltage node which is changed from 12V to 3.3V or 5V, the adjustable output voltage node outputs 3.3V voltage by default, the output voltage V2 of the adjustable voltage connection end can be controlled to rise to 5V through resistance adjustment according to equipment requirements, and a 5V power supply or a 3.3V power supply is output according to the requirements of a hard disk.
The N-type MOS tube Q11 is connected with the third resistor R3 in series, and forms an FB signal control network of the power conversion chip together with the first resistor R1 and the second resistor R2; the adjustable level signal terminal 1011 is controlled by a complex programmable logic device, and the output voltage feedback pin FB of the power conversion chip outputs an FB signal, where the FB signal is a fixed voltage, and the level value of the fixed voltage is determined by the power conversion chip.
The N-type MOS transistor Q11 is a high-current N-type MOS transistor Q11.
In a preferred embodiment, the resistance value of the first resistor R1 and/or the second resistor R2 is determined by deducting when the complex programmable logic device transmits a low-level signal to the adjustable-level signal terminal 1011, the N-type MOS transistor Q11 is disconnected, and the first resistor R1 is connected in series with the second resistor R2, so that the output voltage V2 of the adjustable-voltage connection terminal is a first adjustment voltage.
Specifically, the resistance value of the first resistor R1 and/or the second resistor R2 is determined by disconnecting the N-type MOS transistor Q11 when the complex programmable logic device transmits a low-level signal to the adjustable-level signal terminal 1011, and the first resistor R1 is connected in series with the second resistor R2, so that the output voltage V2 of the adjustable-voltage connection terminal is 3.3V, and the output voltage V is calculated by the calculation formulaAnd (5) deducing and determining.
In a preferred embodiment, when the complex programmable logic device transmits a high-level signal to the adjustable level signal terminal 1011, the N-type MOS transistor Q11 is turned on, and the second resistor R2 is connected in parallel with the third resistor R3 and then connected in series with the first resistor R1, so that the output voltage V2 of the adjustable voltage connection terminal is determined by deduction when the output voltage V2 is the second adjustment voltage.
Specifically, when the complex programmable logic device transmits the high-level signal to the adjustable level signal terminal 1011, the N-type MOS transistor Q11 is turned on, and the second resistor R2 is connected in parallel with the third resistor R3 and then connected in series with the first resistor R1, so that the output voltage V2 of the adjustable voltage connection terminal is 5V, and the output voltage V2 is calculated by the calculation formulaAnd (5) deducing and determining.
In a preferred embodiment, the system comprises a fixed voltage connection terminal, a second capacitor C2, an Enable signal terminal Enable, a PG signal terminal Power good, the Power conversion chip further comprises a Power input pin Vin, an Enable pin En, a PG signal pin, and a ground pin,
the fixed voltage connecting end is connected with a power input pin Vin of the power conversion chip and is connected with a first end of the second capacitor C2; the second end of the second capacitor C2 is grounded; the enabling signal end Enable is connected with an enabling pin En of the Power conversion chip, and the PG signal end Power good is connected with a PG signal pin of the Power conversion chip; and the grounding pin of the power conversion chip is grounded.
Specifically, the voltage at the fixed voltage connection end node is 12V here for supplying power to the power connector and for main power input to the power conversion chip.
In a preferred embodiment, the system comprises a first controllable power switch Q1, a second controllable power switch Q2, a third controllable power switch Q3, a fourth controllable power switch Q4, a power connector, the power connector comprising a number of pins,
the fixed voltage connecting end is connected with the first end of the first controllable power switch Q1 and is connected with the first end of the second controllable power switch Q2; the second end of the first controllable power switch Q1 is connected with the first Pin Pin1 and/or the second Pin Pin2 of the power connector, and the second end of the second controllable power switch Q2 is connected with the third Pin Pin3 and/or the fourth Pin Pin4 of the power connector; the adjustable voltage connection end is connected with the first end of the third controllable power switch Q3 and is connected with the first end of the fourth controllable power switch Q4; the second end of the third controllable power switch Q3 is connected with the first Pin Pin1 and/or the second Pin Pin2 of the power connector, and the second end of the fourth controllable power switch Q4 is connected with the third Pin Pin3 and/or the fourth Pin Pin4 of the power connector;
the fifth Pin5, the sixth Pin6, the seventh Pin7 and the eighth Pin8 of the power connector are grounded.
Specifically, the invention takes a power connector with 2 x 4 pins as an example, the power connector comprises eight pins, a voltage switching circuit provides 4 paths of controllable power switches, as shown in fig. 2, which is a schematic diagram of the connection relationship between the controllable power switches and the pins of the power connector, a voltage module with the voltage of 12V at the fixed voltage connection end node supplies power to a first Pin1 and a second Pin2 of the power connector through a first controllable power switch Q1, the third Pin Pin3 and the fourth Pin Pin4 of the power connector are powered by the second controllable power switch Q2, the first Pin Pin1 and the second Pin Pin2 of the power connector are powered by the 3.3V/5V adjustable voltage module through the third controllable power switch Q3, and the third Pin Pin3 and the fourth Pin Pin4 of the power connector are powered by the fourth controllable power switch Q4.
The four controllable power switches can use power type MOS transistors, programmable memories Efuse and other elements.
In a preferred embodiment, the system further comprises a first switch signal terminal 101, a second switch signal terminal 102, a third switch signal terminal 103, a fourth switch signal terminal 104,
the first switch signal end 101 is connected with the first controllable power switch Q1, the second switch signal end 102 is connected with the second controllable power switch Q2, the third switch signal end 103 is connected with the third controllable power switch Q3, and the fourth switch signal end 104 is connected with the fourth controllable power switch Q4.
Specifically, the switch signal end is a switch signal sent by a complex programmable logic device CPLD, the fourth switch signal end 104 controls a fourth controllable power switch Q4, an input voltage of the fourth controllable power switch Q4 is an output voltage of the adjustable voltage connection end, and an output end of the fourth controllable power switch Q4 is connected with a third Pin3 and a fourth Pin4 of the power connector; the third switch signal terminal 103 controls a third controllable power switch Q3, an input voltage of the third controllable power switch Q3 is an output voltage of the adjustable voltage connection terminal, and an output terminal of the third controllable power switch Q3 is connected with a first Pin1 and a second Pin2 of the power connector; the second switch signal end 102 controls a second controllable power switch Q2, an input voltage of the second controllable power switch Q2 is an output voltage of the fixed voltage connection end, and an output end of the second controllable power switch Q2 is connected with a third Pin3 and a fourth Pin4 of the power connector; the first switch signal terminal 101 controls the first controllable power switch Q1, the input voltage of the first controllable power switch Q1 is the output voltage of the fixed voltage connection terminal, and the output terminal of the first controllable power switch Q1 is connected with the first Pin1 and the second Pin2 of the power connector.
The embodiment of the invention comprises a power conversion chip, a first capacitor C1, a first magnetic core inductor L1, a first resistor R1, a second resistor R2, a third resistor R3, an N-type MOS tube Q11, an adjustable level signal end 1011 and an adjustable voltage connecting end, wherein the power conversion chip comprises a self-rising voltage input pin BST, a switch control pin SW and an output voltage feedback pin FB. The invention provides an adjustable voltage power supply system which can improve the multiplexing rate of pins of a power connector; meanwhile, the output voltage of the voltage-adjustable connecting end is designed to meet different voltage requirements of equipment, and the phenomenon of idle waste of a power conversion module on a main board is reduced.
Example two
The embodiment of the invention provides an adjustable voltage power supply method, as shown in fig. 3, wherein the adjustable voltage power supply method is completed by matching a Baseboard Management Controller (BMC) and a Complex Programmable Logic Device (CPLD) with a system circuit, and the method comprises the following steps:
step S1, ID information of a hard disk board card is obtained, and the type of voltage for supplying power to the hard disk is confirmed through the ID information.
Specifically, the hard disk backboard comprises a read-only memory EEPROM, the read-only memory stores the ID information of the hard disk board card, and the baseboard management controller BMC reads the ID information of the hard disk board card through the I2C bus interface. The complex programmable logic device CPLD acquires the ID information of the hard disk board card and identifies the voltage type of the hard disk to be powered.
Here, table 1 is a table corresponding to the required power supply voltage of different types of hard disks, and the required power supply voltage is 12V when the NVME hard disk works; when the SAS/SATA hard disk works, the required power supply voltage is 12V or 5V; the required power supply voltage is 3.3V when the M.2/M.3 hard disk works.
| Hard disk type | Demand supply voltage | |
| Category 1 | NVMe | 12V |
| Class 2 | SAS/SATA | 12V&5V |
| Class 3 | M.2/M.3 | 3.3V |
TABLE 1
And S2, judging whether the hard disk power supply voltage needs to be regulated, if so, sending a regulating signal by the complex programmable logic device, and regulating the output voltage of the adjustable voltage connecting end.
If not, controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage type, and supplying power to the hard disk.
Specifically, if voltage regulation is required for supplying power to the hard disk, the complex programmable logic device CPLD sends a voltage regulation signal to regulate the output voltage of the adjustable voltage connection end, and the output voltage of the adjustable voltage connection end is boosted from 3.3V to 5V; and if the voltage regulation is not needed for supplying power to the hard disk, controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk.
Here, in the current 3 types of hard disks, since the 3.3V/5V adjustable voltage module outputs a voltage of 3.3V by default, the output voltage of the adjustable voltage connection terminal needs to be boosted from 3.3V to 5V only when the hard disk is an SAS/SATA hard disk.
The step S2 comprises the following steps:
step S21, when the complex programmable logic device transmits a low-level signal to the adjustable-level signal end, the N-type MOS tube is disconnected, and the first resistor is connected in series with the second resistor;
acquiring a first resistance value R1, a second resistance value R2, an output voltage V2 of an adjustable voltage connecting end and an output voltage feedback pin output voltage Vfb of a power conversion chip;
by the formulaAnd determining the value of the first resistance value R1 and/or the second resistance value R2, so that the output voltage of the adjustable voltage connecting end is a first adjustment voltage.
Specifically, when the complex programmable logic device transmits a low-level signal to the adjustable-level signal end, the N-type MOS tube is disconnected, and the first resistor is connected in series with the second resistor;
acquiring a first resistance value R1, a second resistance value R2, an output voltage V2 of an adjustable voltage connecting end and an output voltage feedback pin output voltage Vfb of a power conversion chip;
by calculation formulaAnd setting the output voltage V2 of the adjustable voltage connecting end to be 3.3V, and deducing and determining the value of the first resistor R1 and/or the second resistor R2.
Wherein the value of the first resistor R1 and/or the second resistor R2 is unchanged after the determination. Here, the first regulation voltage is 3.3V.
Step S22, when the complex programmable logic device transmits a high-level signal to the adjustable-level signal end, the N-type MOS tube is conducted, and the second resistor is connected in parallel with the third resistor and then connected in series with the first resistor;
acquiring a third resistance value R3;
by the formulaAnd determining the value of the third resistor R3 to enable the output voltage of the adjustable voltage connection end to be a second adjusting voltage.
Specifically, when the complex programmable logic device transmits a high-level signal to the adjustable-level signal end, the N-type MOS tube is conducted, and the second resistor is connected in parallel with the third resistor and then connected in series with the first resistor;
acquiring a third resistance value R3;
by calculation formulaAnd setting the output voltage V2 of the adjustable voltage connection end to be 5V, and deducing and determining the value of the third resistor R3.
Wherein the value of the third resistor R3 is unchanged after the determination. Here, the second regulation voltage is 5V.
And step S3, controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type, and supplying power to the hard disk.
Specifically, table 2 is a controllable power switch control rule table corresponding to different hard disk types and different voltage types, and the corresponding controllable power switch can be controlled according to the following table to supply power to the hard disk.
TABLE 2
The step S3 comprises the following steps:
step S31, when the hard disk power supply voltage needs to be regulated and the hard disk is of an SAS/SATA type, the first controllable power switch and the fourth controllable power switch are turned on, and the second controllable power switch and the third controllable power switch are turned off;
when the hard disk power supply voltage does not need to be regulated and the hard disk is of an NVMe type, the first controllable power switch and the second controllable power switch are turned on, and the third controllable power switch and the fourth controllable power switch are turned off;
and when the hard disk power supply voltage does not need to be regulated and the hard disk is of an M.2 type, turning off the first controllable power switch and the second controllable power switch, and turning on the third controllable power switch and the fourth controllable power switch.
Specifically, after the baseboard management controller BMC reads the ID information of the hard disk board, the CPLD identifies the type of the hard disk and the type of the power supply voltage required by the hard disk, and then controls the corresponding controllable power switch according to the type of the voltage and the controllable power switch control rule corresponding to the type of the voltage, so as to supply power to the hard disk, as shown in table 3 below, a switch signal level, a controllable power switch and a MOS transistor control state table are shown, when the type of the hard disk is an NVMe hard disk, the adjustable level signal end transmits a low level, the first switch signal end and the second switch signal end transmit a high level, the third switch signal end and the fourth switch signal end transmit a low level, the N-type MOS transistor is turned off, the output voltage of the fixed voltage connection end is 12V, and at this time, the first controllable power switch and the second controllable power switch are turned on, and the third controllable power switch and the fourth controllable power switch are turned off to supply power to the hard disk;
when the hard disk type is SAS/SATA hard disk, the adjustable level signal end transmits high level, the first switch signal end and the fourth switch signal end transmit high level, the second switch signal end and the third switch signal end transmit low level, the N-type MOS tube is started, the output voltage of the adjustable voltage connecting end is 5V, at the moment, the first controllable power switch and the fourth controllable power switch are started, and the second controllable power switch and the third controllable power switch are closed to supply power to the hard disk.
When the hard disk type is M.2/M.3 hard disk, the adjustable level signal end transmits low level, the first switch signal end and the second switch signal end transmit low level, the third switch signal end and the fourth switch signal end transmit high level, the N-type MOS tube is closed, the output voltage of the adjustable voltage connecting end is 3.3V, at the moment, the first controllable power switch and the second controllable power switch are closed, and the third controllable power switch and the fourth controllable power switch are opened to supply power to the hard disk.
According to the invention, the corresponding controllable power switch is controlled through the rule that the switch signal level corresponds to the controllable power switch and the MOS tube control state table, so that the hard disk is powered, and the multiplexing rate of pins of the power connector can be improved; meanwhile, the output voltage of the voltage-adjustable connecting end is designed to meet different voltage requirements of equipment, and the phenomenon of idle waste of a power conversion module on a main board is reduced.
The invention provides a voltage conversion circuit with adjustable output voltage, which can realize the output of two different voltages at an adjustable voltage connecting end.
Meanwhile, in other devices aiming at different power supply voltage requirements, the adopted power supply technical scheme is also in the protection scope of the invention.
TABLE 3 Table 3
Compared with the prior art, the technical scheme of the invention designs a plurality of controllable power switches, and can provide required power for the hard disk by controlling different controllable power switches according to actual needs.
The technical scheme of the invention designs the detection mechanism to confirm the voltage type of the power supply to the hard disk through the ID information by acquiring the ID information of the hard disk board card; and controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk. The problem that a plurality of power connectors or power connectors comprising more pins are needed to cause the hard disk connectors on the main board to occupy more circuit board space in order to supply power to different types of hard disks can be effectively solved.
Example III
The embodiment of the invention also provides a computer device, which comprises:
one or more processors;
a memory;
a program stored in a memory, which when executed by one or more processors causes the processors to perform the steps of the adjustable voltage supply method of:
acquiring ID information of a hard disk board card, and confirming the type of voltage for supplying power to the hard disk through the ID information;
and controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk.
Further, before the controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type, the method includes:
and judging whether the hard disk power supply voltage needs to be regulated, if so, sending a regulating signal by the complex programmable logic device, and regulating the output voltage of the adjustable voltage connecting end.
If not, controlling the corresponding controllable power switch according to the controllable power switch rule corresponding to the voltage type, and supplying power to the hard disk.
Further, the controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage category includes:
when the hard disk power supply voltage needs to be regulated and the hard disk is of an SAS/SATA type, the first controllable power switch and the fourth controllable power switch are turned on, and the second controllable power switch and the third controllable power switch are turned off;
when the hard disk power supply voltage does not need to be regulated and the hard disk is of an NVMe type, the first controllable power switch and the second controllable power switch are turned on, and the third controllable power switch and the fourth controllable power switch are turned off;
and when the hard disk power supply voltage does not need to be regulated and the hard disk is of an M.2 type, turning off the first controllable power switch and the second controllable power switch, and turning on the third controllable power switch and the fourth controllable power switch.
Those skilled in the art will appreciate that implementing all or part of the above-described methods may be accomplished by way of a computer program stored on a non-transitory computer readable storage medium, which when executed may comprise the steps of the embodiments of the methods described above. Any reference to memory, storage, database, or other medium used in embodiments provided herein may include non-volatile and/or volatile memory. The nonvolatile memory can include Read Only Memory (ROM), programmable ROM (PROM), electrically Programmable ROM (EPROM), electrically Erasable Programmable ROM (EEPROM), or flash memory. Volatile memory can include Random Access Memory (RAM) or external cache memory. By way of illustration and not limitation, RAM is available in a variety of forms such as Static RAM (SRAM), dynamic RAM (DRAM), synchronous DRAM (SDRAM), double Data Rate SDRAM (DDRSDRAM), enhanced SDRAM (ESDRAM), synchronous Link DRAM (SLDRAM), memory bus direct RAM (RDRAM), direct memory bus dynamic RAM (DRDRAM), and memory bus dynamic RAM (RDRAM), among others.
The technical features of the above embodiments may be arbitrarily combined, and all possible combinations of the technical features in the above embodiments are not described for brevity of description, however, as long as there is no contradiction between the combinations of the technical features, they should be considered as the scope of the description.
The above examples illustrate only a few embodiments of the invention, which are described in detail and are not to be construed as limiting the scope of the invention. It should be noted that it will be apparent to those skilled in the art that several variations and modifications can be made without departing from the spirit of the invention, which are all within the scope of the invention. Accordingly, the scope of protection of the present invention is to be determined by the appended claims.
Claims (6)
1. An adjustable voltage power supply system is characterized by comprising a power supply conversion chip, a first capacitor, a first magnetic core inductor, a first resistor, a second resistor, a third resistor, an N-type MOS tube, an adjustable level signal end and an adjustable voltage connecting end, wherein the power supply conversion chip comprises a self-rising voltage input pin, a switch control pin and an output voltage feedback pin,
the self-boosting voltage input pin of the power conversion chip is connected with the first end of the first capacitor, and the second end of the first capacitor is connected with the switch control pin of the power conversion chip and is also connected with the first end of the first magnetic core inductor; the second end of the first magnetic core inductor is connected with the adjustable voltage connecting end and is connected with the first end of the first resistor; the second end of the first resistor is connected with the output voltage feedback pin of the power conversion chip, and is connected with the first end of the second resistor, and is connected with the first end of the third resistor; the second end of the third resistor is connected with the first end of the N-type MOS tube; the second end of the N-type MOS tube is connected with the signal end with the adjustable level and is connected with the second end of the second resistor;
the resistance value of the first resistor and/or the second resistor is determined by deduction when the complex programmable logic device transmits a low-level signal to the adjustable level signal end, the N-type MOS tube is disconnected, and the first resistor is connected with the second resistor in series so that the output voltage of the adjustable voltage connecting end is a first adjustment voltage;
the resistance value of the third resistor is determined by deduction when the complex programmable logic device transmits a high-level signal to the adjustable level signal end, the N-type MOS tube is conducted, the second resistor is connected with the third resistor in parallel and then connected with the first resistor in series, and the output voltage of the adjustable voltage connecting end is a second adjustment voltage;
the system comprises a fixed voltage connecting end, a second capacitor, an enabling signal end and a PG signal end, the power conversion chip also comprises a power input pin, an enabling pin, a PG signal pin and a grounding pin,
the fixed voltage connecting end is connected with a power input pin of the power conversion chip and is connected with a first end of the second capacitor; the second end of the second capacitor is grounded; the enabling signal end is connected with an enabling pin of the power conversion chip, and the PG signal end is connected with a PG signal pin of the power conversion chip; the grounding pin of the power conversion chip is grounded;
the system comprises a first controllable power switch, a second controllable power switch, a third controllable power switch, a fourth controllable power switch and a power connector, wherein the power connector comprises a plurality of pins,
the fixed voltage connecting end is connected with the first end of the first controllable power switch and is connected with the first end of the second controllable power switch; the second end of the first controllable power switch is connected with a first pin and a second pin of the power connector, and the second end of the second controllable power switch is connected with a third pin and a fourth pin of the power connector; the adjustable voltage connecting end is connected with the first end of the third controllable power switch and is connected with the first end of the fourth controllable power switch; the second end of the third controllable power switch is connected with the first pin and the second pin of the power connector, and the second end of the fourth controllable power switch is connected with the third pin and the fourth pin of the power connector;
and the fifth pin, the sixth pin, the seventh pin and the eighth pin of the power connector are grounded.
2. The adjustable voltage power supply system of claim 1 further comprising a first switch signal terminal, a second switch signal terminal, a third switch signal terminal, a fourth switch signal terminal,
the first switch signal end is connected with the first controllable power switch, the second switch signal end is connected with the second controllable power switch, the third switch signal end is connected with the third controllable power switch, and the fourth switch signal end is connected with the fourth controllable power switch.
3. An adjustable voltage power supply method for use in an adjustable voltage power supply system according to claim 2, the method comprising:
acquiring ID information of a hard disk board card, and confirming the type of voltage for supplying power to the hard disk through the ID information;
and controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type to supply power to the hard disk.
4. A method of providing adjustable voltage power according to claim 3, wherein before said controlling the corresponding controllable power switch according to the voltage type and the controllable power switch control rule corresponding to the voltage type, the method comprises:
judging whether the hard disk power supply voltage needs to be regulated, if so, sending a regulating signal by the complex programmable logic device, and regulating the output voltage of the adjustable voltage connecting end;
if not, controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage type, and supplying power to the hard disk.
5. A method of providing adjustable voltage power according to claim 3, wherein controlling the corresponding controllable power switch according to the controllable power switch control rule corresponding to the voltage class comprises:
when the hard disk power supply voltage needs to be regulated and the hard disk is of an SAS/SATA type, the first controllable power switch and the fourth controllable power switch are turned on, and the second controllable power switch and the third controllable power switch are turned off;
when the hard disk power supply voltage does not need to be regulated and the hard disk is of an NVMe type, the first controllable power switch and the second controllable power switch are turned on, and the third controllable power switch and the fourth controllable power switch are turned off;
and when the hard disk power supply voltage does not need to be regulated and the hard disk is of an M.2 type, turning off the first controllable power switch and the second controllable power switch, and turning on the third controllable power switch and the fourth controllable power switch.
6. A computer device, the computer device comprising:
one or more processors;
a memory;
the program stored in the memory, which when executed by the one or more processors causes the processors to perform the steps of the adjustable voltage supply method of any one of claims 3 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210178485.8A CN114566957B (en) | 2022-02-25 | 2022-02-25 | Adjustable voltage power supply system, method and computer equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210178485.8A CN114566957B (en) | 2022-02-25 | 2022-02-25 | Adjustable voltage power supply system, method and computer equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114566957A CN114566957A (en) | 2022-05-31 |
| CN114566957B true CN114566957B (en) | 2024-01-12 |
Family
ID=81714958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210178485.8A Active CN114566957B (en) | 2022-02-25 | 2022-02-25 | Adjustable voltage power supply system, method and computer equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114566957B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108233711A (en) * | 2018-01-16 | 2018-06-29 | 四川安迪科技实业有限公司 | A kind of LNB polarization power supplies power-supplying circuit |
| CN110635678A (en) * | 2018-06-25 | 2019-12-31 | 青岛海信电器股份有限公司 | DC-DC variable voltage output circuit and terminal device |
| CN111953499A (en) * | 2020-07-06 | 2020-11-17 | 南京熊猫电子股份有限公司 | Intelligent board card debugging power supply device |
-
2022
- 2022-02-25 CN CN202210178485.8A patent/CN114566957B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108233711A (en) * | 2018-01-16 | 2018-06-29 | 四川安迪科技实业有限公司 | A kind of LNB polarization power supplies power-supplying circuit |
| CN110635678A (en) * | 2018-06-25 | 2019-12-31 | 青岛海信电器股份有限公司 | DC-DC variable voltage output circuit and terminal device |
| CN111953499A (en) * | 2020-07-06 | 2020-11-17 | 南京熊猫电子股份有限公司 | Intelligent board card debugging power supply device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114566957A (en) | 2022-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4734243B2 (en) | Voltage regulator with bypass for a multi-stage voltage storage system | |
| DE102016117759B4 (en) | Voltage regulator using multiple power and gain boosting technique, and mobile devices with the same | |
| DE112019001318T5 (en) | PROGRAMMABLE GATE DRIVER CONTROL IN USB POWER OUTPUT | |
| US20070139100A1 (en) | Voltage regulation with active supplemental current for output stabilization | |
| US9753476B1 (en) | Voltage regulator with fast overshoot settling response | |
| CA2210738C (en) | Upgradeable voltage regulator modules | |
| US6498759B2 (en) | System for automatic generation of suitable voltage source on motherboard | |
| US10665272B2 (en) | Methods and apparatuses for compensating for source voltage | |
| US9721050B2 (en) | Structure for reducing pre-charge voltage for static random-access memory arrays | |
| KR100904341B1 (en) | Power efficient memory and cards | |
| US20190272856A1 (en) | Apparatuses and methods for mixed charge pumps with voltage regulator circuits | |
| DE112019001912T5 (en) | PROTECTION AGAINST REVERSE OVERCURRENT FOR UNIVERSAL SERIAL BUS TYPE-C (USB-C) CONNECTOR SYSTEMS | |
| US9881654B2 (en) | Power source for memory circuitry | |
| US20180337676A1 (en) | Semiconductor apparatus including a power gating circuit and a repair method of the semiconductor apparatus | |
| CN114566957B (en) | Adjustable voltage power supply system, method and computer equipment | |
| US20080239801A1 (en) | Load Management for Memory Device | |
| CN101814320A (en) | Memory IC system and operation methods thereof | |
| US10719095B2 (en) | Voltage clamping circuit, semiconductor apparatus, and semiconductor system including the voltage clamping circuit | |
| US10466733B2 (en) | Apparatuses and methods for power regulation based on input power | |
| CN117577152A (en) | Dynamic peak power management for multi-die operation | |
| CN217469914U (en) | Power-on reset circuit | |
| US20220358989A1 (en) | Methods and Circuits for Power Management of a Memory Module | |
| US20090141548A1 (en) | Memory and method for dissipation caused by current leakage | |
| CN115662492A (en) | Mass production test method and device for data storage equipment | |
| CN113393872B (en) | Semiconductor device and memory system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |