CN114442383B - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN114442383B
CN114442383B CN202210113855.XA CN202210113855A CN114442383B CN 114442383 B CN114442383 B CN 114442383B CN 202210113855 A CN202210113855 A CN 202210113855A CN 114442383 B CN114442383 B CN 114442383B
Authority
CN
China
Prior art keywords
display panel
pixel electrode
slit
electrode
display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210113855.XA
Other languages
Chinese (zh)
Other versions
CN114442383A (en
Inventor
黄钢琪
刘燕妮
杨杰
王辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Hefei BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Hefei BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202210113855.XA priority Critical patent/CN114442383B/en
Publication of CN114442383A publication Critical patent/CN114442383A/en
Application granted granted Critical
Publication of CN114442383B publication Critical patent/CN114442383B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement

Abstract

An embodiment of the present invention provides a display panel including: a first sub display panel, the first sub display panel comprising: a pixel electrode array including a plurality of pixel electrodes, a common electrode, and a first insulating layer; the common electrode comprises a plurality of first slit electrodes and a plurality of second slit electrodes, and the width of the second slit electrodes is not larger than that of the first slit electrodes; a first gap is arranged between two adjacent pixel electrodes along the second direction, and the orthographic projection of the second slit electrode on the first display substrate at least partially overlaps with the orthographic projection of the first gap on the first display substrate. According to the display panel provided by the embodiment of the invention, the dark area at the first gap can be reduced by enabling the orthographic projection of the second slit electrode on the first display substrate to at least partially overlap with the orthographic projection of the first gap on the first display substrate.

Description

Display panel and display device
Technical Field
The invention relates to the technical field of display, in particular to a display panel and a display device.
Background
The Dual Cell lcd panel includes two liquid crystal cells (cells), wherein the first Cell has a low pixel density (PPI), a large pixel size, and a large dark area between adjacent pixels, so that the dark area is distinguishable by human eyes, and thus, in a single frame, such as an L127 or an L255 frame, the dark area around the pixels forms a regular block mura defect. Fig. 2a and 2b are light leakage simulation diagrams between adjacent pixels in the prior art.
Disclosure of Invention
The embodiment of the invention provides a display panel and a display device, which can reduce dark areas between adjacent pixel structures and improve image quality uniformity.
A first aspect of the present invention provides a display panel including: the display device comprises a first sub-display panel, a second sub-display panel and a display module, wherein the first sub-display panel comprises a first display substrate, a second display substrate and a medium positioned between the first display substrate and the second display substrate; the first sub display panel is characterized in that the first sub display panel further comprises:
the pixel electrode array is positioned on one side of the first display substrate, which faces the second display substrate, and comprises a plurality of pixel electrodes which are arranged in an n multiplied by m matrix mode, wherein m pixel electrodes are arranged along a first direction, n pixel electrodes are arranged along a second direction, and the first direction and the second direction are intersected;
a common electrode positioned at one side of the pixel electrode array facing the second display substrate;
a first insulating layer between the pixel electrode and the common electrode;
the common electrode includes a plurality of first slit electrodes and a plurality of second slit electrodes extending in a first direction, a width of the second slit electrodes being not greater than a width of the first slit electrodes;
a first gap is arranged between two adjacent pixel electrodes along the second direction, the first gap extends along the first direction, and the orthographic projection of the second slit electrode on the first display substrate at least partially overlaps with the orthographic projection of the first gap on the first display substrate.
Optionally, the display panel further includes:
and a plurality of signal lines located between the first display substrate and the pixel electrode array and extending in the second direction, wherein orthographic projections of each pixel electrode on the first display substrate overlap orthographic projections of n signal lines on the first display substrate.
Optionally, the display panel further includes:
and the second insulating layer is positioned between the first display substrate and the pixel electrode array and covers the plurality of signal lines, the second insulating layer comprises a plurality of through holes, and each signal line is coupled with the corresponding pixel electrode through the through hole.
Optionally, the signal line is a broken line, and includes a plurality of first bending sections that extend along the third direction and a plurality of second bending sections that extend along the fourth direction, a plurality of first bending sections with a plurality of second bending sections are connected in turn and form a signal line, first direction with the fourth direction is crossing, the third direction with contained angle between the first direction is the acute angle, the fourth direction with contained angle between the first direction is the acute angle.
Optionally, an edge of the pixel electrode extending along the second direction is parallel to the signal line; an edge of the pixel electrode extending in the first direction is parallel to the first slit electrode or the second slit electrode.
Optionally, a second gap is formed between two adjacent pixel electrodes along the first direction, the second gap extends along the second direction and is parallel to the signal line, and the orthographic projection of the signal line on the first display substrate at least partially overlaps with the orthographic projection of the second gap on the first display substrate.
Optionally, the pixel electrode includes a plurality of semicircular protrusions arranged at intervals, and at an edge of the pixel electrode parallel to the first bending section, the semicircular protrusions are located at obtuse angles where the first slit electrode and/or the second slit electrode intersect with the pixel electrode;
at the edge of the pixel electrode parallel to the second bending section, the semicircular bulge is positioned at an acute angle where the first slit electrode and/or the second slit electrode intersects with the pixel electrode.
Optionally, the width of the first gap is 3 μm-5 μm; the width of the second gap is 3 μm-5 μm.
Alternatively, the signal lines have a width of 3 μm to 5 μm.
Optionally, the widths of the first slit electrode and the second slit electrode are 2 μm to 4.5 μm; the distance between two adjacent first slit electrodes is 3-5 μm, and the distance between the first slit electrodes and the second slit electrodes is 3-5 μm.
Optionally, the display panel includes a plurality of pixel electrode units, the pixel electrode units include 4 pixel electrodes, the 4 pixel electrodes are arranged in a matrix, and voltages on the 4 pixel electrodes are the same.
Optionally, the direction perpendicular to the second direction is a fifth direction, and an included angle between the first direction and the fifth direction ranges from 0 ° to 15 °.
Optionally, the display panel further includes:
the second sub display panel is positioned on the light emitting side of the first sub display panel.
Optionally, the display panel further includes:
the first polaroid is positioned at one side of the first sub-display panel away from the second sub-display panel;
a second polarizer located between the first and second sub display panels;
the third polaroid is positioned at one side of the second sub-display panel away from the first sub-display panel;
and the backlight source is positioned at one side of the first polaroid away from the first sub-display panel.
A second aspect of the present invention provides a display device including the display panel described above.
The embodiment of the invention has the following beneficial effects:
according to the display panel provided by the embodiment of the invention, the dark area at the first gap can be reduced by enabling the orthographic projection of the second slit electrode on the first display substrate to at least partially overlap with the orthographic projection of the first gap on the first display substrate.
Drawings
FIG. 1 is a schematic diagram of a first sub-display panel according to the prior art;
FIG. 2 is a schematic diagram of another first sub-display panel according to the prior art;
FIG. 2a is a schematic diagram showing light leakage between adjacent pixels in the prior art, wherein the pixel electrode inversion mode is frame inversion and the display gray level is L127;
FIG. 2b is a schematic diagram of light leakage between adjacent pixels in the prior art, wherein the pixel electrode inversion mode is frame inversion and the display gray level is L255;
FIG. 3 is a schematic diagram of a first sub-display panel according to an embodiment of the present invention;
FIG. 4 is a cross-sectional view taken along line A-A' of FIG. 3;
FIG. 5 is a cross-sectional view taken along line B-B' of FIG. 3;
FIG. 6 is a schematic diagram of the boundary of 4 pixel electrodes when the pixel electrode provided in the embodiment of the invention does not include a semicircular protrusion;
FIG. 7 is a schematic diagram of the boundary of 4 pixel electrodes when the pixel electrode provided in the embodiment of the invention includes a semicircular protrusion;
FIG. 8 is a schematic view of a semicircular protrusion provided by an embodiment of the present invention;
FIG. 9a is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a frame mode, and the display gray level is L127;
FIG. 9b is a light leakage simulation diagram of adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a frame and the display gray level is L255;
FIG. 10a is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a line mode, and the gray scale of the display is L127;
FIG. 10b is a light leakage simulation diagram of adjacent pixels in which the pixel electrode is not increased with a semicircular protrusion, the pixel electrode is turned over in a line, and the display gray level is L255;
FIG. 11a is a schematic diagram showing a simulation of light leakage between adjacent pixels without adding a semicircular protrusion to a pixel electrode, wherein the pixel electrode is turned over in a column and the gray scale is displayed in L127;
FIG. 11b is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a column and the gray level is displayed at L255;
FIG. 12a is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of frame inversion, and a display gray level of L127;
FIG. 12b is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of frame inversion, and a display gray level of L255;
FIG. 13a is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of line inversion, and a display gray level of L127;
FIG. 13b is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of line inversion, and a display gray level of L255;
FIG. 14a is a schematic diagram showing light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a column and the gray scale is displayed in L127;
fig. 14b is a light leakage simulation diagram of adjacent pixels, in which the pixel electrode is not added with semicircular protrusions, the pixel electrode is turned over in a column and the display gray level is L255, according to the embodiment of the present invention.
Reference numerals
11-first pixel electrode 12-second pixel electrode 13-third pixel electrode 14-fourth pixel electrode
110-semi-circular protrusion
2-common electrode
21-first slit electrode 22-second slit electrode
3. Signal line
31-first bending section 32-second bending section
4-first display substrate
5-second display substrate
6-Medium
7-first insulating layer
8-second insulating layer
81-via
9-backlight source
10-first polarizer
11-first sub-display panel
12-second polarizer
13-second sub-display panel
14-third polarizer
g1-first gap
g2-second gap
Detailed Description
In order to make the technical problems, technical solutions and advantages to be solved by the embodiments of the present invention more apparent, the following detailed description will be given with reference to the accompanying drawings and the specific embodiments.
The first cell pixels used in the prior art have low PPI, each pixel size between about 4-13 mm. Referring to fig. 1, 2a and 2b, dark areas are generated at the junctions of the first pixel electrode 11 and the second pixel electrode 12, and the first pixel electrode 11 and the third pixel electrode 13, and the dark areas are distinguishable by human eyes due to the large pixel size, so that regular block mura defects are formed in the dark areas around the pixels in a single frame, such as an L255 or L127 frame.
Fig. 1 is a schematic diagram of a first sub-display panel in the prior art, in which a pixel electrode is located on a common electrode 2, the pixel electrode has a stripe structure, and the common electrode 2 has a whole layer structure; each pixel electrode comprises a plurality of strip-shaped sub-pixel electrodes, and the inclination directions of the sub-pixel electrodes of the first pixel electrode and the sub-pixel electrodes of the second pixel electrode shown in fig. 1 are not consistent.
Fig. 2 is a schematic diagram of another first sub-display panel in the prior art, wherein, unlike fig. 1, it is: the subpixel electrode of the first pixel electrode shown in fig. 2 is aligned with the subpixel electrode of the second pixel electrode in the oblique direction.
FIG. 2a is a schematic diagram showing light leakage between adjacent pixels in the prior art, wherein the pixel electrode inversion mode is frame inversion and the display gray level is L127; FIG. 2b is a schematic diagram of light leakage between adjacent pixels in the prior art, wherein the pixel electrode inversion mode is frame inversion and the display gray level is L255; the simulated diagrams of fig. 2a and 2b correspond to the first sub-display panel structure shown in fig. 2. As shown in fig. 2a and 2b, the first pixel electrode 11 and the second pixel electrode 12 generate a dark area at the junction of the first pixel electrode 11 and the third pixel electrode 13, which is obvious, and seriously affects the image quality display.
An embodiment of the present invention provides a display panel including: the display device comprises a first sub-display panel, a second sub-display panel and a display module, wherein the first sub-display panel comprises a first display substrate, a second display substrate and a medium positioned between the first display substrate and the second display substrate; the first sub display panel is characterized in that the first sub display panel further comprises:
the pixel electrode array is positioned on one side of the first display substrate, which faces the second display substrate, and comprises a plurality of pixel electrodes which are arranged in an n multiplied by m matrix mode, wherein m pixel electrodes are arranged along a first direction, n pixel electrodes are arranged along a second direction, and the first direction and the second direction are intersected;
a common electrode positioned at one side of the pixel electrode array facing the second display substrate;
a first insulating layer between the pixel electrode and the common electrode;
the common electrode includes a plurality of first slit electrodes and a plurality of second slit electrodes extending in a first direction, a width of the second slit electrodes being not greater than a width of the first slit electrodes;
a first gap is arranged between two adjacent pixel electrodes along the second direction, the first gap extends along the first direction, and the orthographic projection of the second slit electrode on the first display substrate at least partially overlaps with the orthographic projection of the first gap on the first display substrate.
According to the display panel provided by the embodiment of the invention, the dark area at the first gap can be reduced by enabling the orthographic projection of the second slit electrode on the first display substrate to at least partially overlap with the orthographic projection of the first gap on the first display substrate.
Referring to fig. 3, fig. 4 and fig. 5, the display panel provided by the embodiment of the invention is a bottom pixel display panel, i.e. the pixel electrode is located below the common electrode.
The pixel electrode is of a block structure, and the common electrode is of a strip structure.
The electrodes at the upper layer are generally stripe-shaped, and the electrodes at the lower layer are generally block-shaped. If the display panel is a top pixel, the pixel electrode is in a strip shape, and the common electrode is in a block shape.
The display panel shown in fig. 4 and 5, in which the first display substrate 4 and the second display substrate 5 are disposed opposite to each other, a medium, i.e., a liquid crystal layer, is located between the first display substrate 4 and the second display substrate 5.
Wherein the pixel electrode array is close to the first display substrate 4. The pixel electrodes are arranged with m pixel electrodes in the first direction D1 and n pixel electrodes in the second direction D2 to form an n×m matrix.
Wherein the first direction is a row direction and the second direction is a column direction. The first direction and the second direction are intersected, the included angle range is 0-90 degrees, the first direction and the second direction are not necessarily perpendicular, and the included angle between the first direction and the second direction is smaller than 90 degrees. As shown in fig. 3, the pixel electrode provided by the embodiment of the invention has a tilt of a certain angle compared with the fifth direction. The pixel electrodes are arranged obliquely, so that the reference viewing angle can be widened.
The common electrode includes a plurality of first slit electrodes 21 and a plurality of second slit electrodes 22. The first slit electrode 21 and the second slit electrode 22 are parallel to the first direction.
Each pixel electrode corresponds to a plurality of first slit electrodes 21 of the common electrode. In order to reduce the dark area at the first gap at a position corresponding to the first gap between the first pixel electrode 11 and the third pixel electrode 13, a second slit electrode 22 is provided. The width of the second slit electrode is adjusted according to the width of the first slit electrode and the width of the first gap.
When the width of the second slit electrode is slightly smaller than or equal to that of the first slit electrode, the light effect transition at the critical position of the two pixels is most uniform, and the transmittance at the corresponding position of the first slit electrode 21 and the second slit electrode 22 is basically consistent.
The first insulating layer 7 is located between the pixel electrode and the common electrode for insulating between the pixel electrode and the common electrode.
Optionally, the display panel further includes:
and a plurality of signal lines located between the first display substrate and the pixel electrode array and extending in the second direction, wherein orthographic projections of each pixel electrode on the first display substrate overlap orthographic projections of n signal lines on the first display substrate.
According to the display panel provided by the embodiment of the invention, the orthographic projection of each pixel electrode on the first display substrate is overlapped with orthographic projections of n signal lines on the first display substrate, so that the wiring design of the signal lines can be simplified.
The signal line provided by the embodiment of the invention is positioned below the pixel electrode. Since n pixel electrodes are arranged in the second direction, n signal lines are required to supply voltage signals to the corresponding pixel electrodes. When the signal lines are wired, n signal lines corresponding to n pixel electrodes of the same column of pixel electrodes intersect each of the n pixel electrodes. Since m columns of pixel electrodes exist, m×n signal lines are provided in total on the display panel.
m×n signal lines perform parallel signal input to all pixels.
Optionally, the display panel further includes: and the second insulating layer is positioned between the first display substrate and the pixel electrode array and covers the plurality of signal lines, the second insulating layer comprises a plurality of through holes, and each signal line is coupled with the corresponding pixel electrode through the through hole.
The signal lines of the display panel provided by the embodiment of the invention are coupled with the corresponding pixel electrodes through the through holes, so that corresponding voltage signals can be provided for the pixel electrodes.
In order to realize the coupling of each pixel electrode and the corresponding signal line, the display panel provided by the embodiment of the invention is provided with the second insulating layer 8 between the signal line and the pixel electrode, and a plurality of through holes 81 are formed on the second insulating layer 8.
Optionally, the signal line is a broken line, and includes a plurality of first bending sections that extend along the third direction and a plurality of second bending sections that extend along the fourth direction, a plurality of first bending sections with a plurality of second bending sections are connected in turn and form a signal line, first direction with the fourth direction is crossing, the third direction with contained angle between the first direction is the acute angle, the fourth direction with contained angle between the first direction is the acute angle.
According to the embodiment of the invention, the signal lines are arranged to be broken lines, so that interference fringes can be prevented from being formed when the backlight passes through the signal lines of the first sub display panel and the signal lines of the second sub display panel.
As shown in fig. 3, the signal line provided in the embodiment of the present invention is a broken line, and includes bending sections extending along two directions, wherein a first bending section extends along a third direction D3, a second bending section extends along a fourth direction D4, and a plurality of first bending sections and a plurality of second bending sections are connected to form a signal line integrally extending along a second direction D2.
Wherein, the signal line can be made of metal layers such as Mo/Al/Mo.
Optionally, an edge of the pixel electrode extending along the second direction is parallel to the signal line; an edge of the pixel electrode extending in the first direction is parallel to the first slit electrode or the second slit electrode.
Embodiments of the present invention facilitate wiring design of a first slit electrode or a second slit electrode by making an edge of a pixel electrode extending in the first direction parallel to the first slit electrode or the second slit electrode.
As shown in fig. 3, different edge inclination directions of the pixel electrode in the embodiment of the present invention are respectively adjusted to coincide with the extending directions of the signal line, the first slit electrode, and the second slit electrode.
Optionally, a second gap is formed between two adjacent pixel electrodes along the first direction, the second gap extends along the second direction and is parallel to the signal line, and the orthographic projection of the signal line on the first display substrate at least partially overlaps with the orthographic projection of the second gap on the first display substrate.
According to the embodiment of the invention, the dark area at the second gap can be reduced by at least partially overlapping the orthographic projection of the signal line on the first display substrate and the orthographic projection of the second gap on the first display substrate.
As shown in fig. 3, 5, 6 and 7, in order to reduce the dark area at the second gap at a position corresponding to the second gap between the first pixel electrode 11 and the second pixel electrode 12, the signal line 3 is provided. The width of the signal line 3 is adjusted according to the width of the second gap.
Optionally, the pixel electrode includes a plurality of semicircular protrusions arranged at intervals, and at an edge of the pixel electrode parallel to the first bending section, the semicircular protrusions are located at obtuse angles where the first slit electrode and/or the second slit electrode intersect with the pixel electrode;
at the edge of the pixel electrode parallel to the second bending section, the semicircular bulge is positioned at an acute angle where the first slit electrode and/or the second slit electrode intersects with the pixel electrode.
According to the embodiment of the invention, the pixel electrode comprises a plurality of semicircular bulges which are distributed at intervals, so that the dark area at the second gap can be reduced, and the transmittance can be improved.
Referring to fig. 7, at a portion where the edge of the first pixel electrode 11 is parallel to the first bending section of the signal line 3, a plurality of semicircular protrusions 110 are located at obtuse angles a1 where the edge of the first pixel electrode 11 intersects the first slit electrode. At a portion where the edge of the second pixel electrode 12 is parallel to the first bending section of the signal line 3, a plurality of semicircular projections 110 are located at obtuse angles a1 where the edge of the second pixel electrode 12 intersects the first slit electrode 11.
At a portion where the edge of the third pixel electrode 13 is parallel to the second bending section of the signal line 3, a plurality of semicircular projections 110 are located at an acute angle a2 where the edge of the third pixel electrode 13 intersects the first slit electrode 11. At a portion where the edge of the fourth pixel electrode 14 is parallel to the second bending section of the signal line 3, a plurality of semicircular projections 110 are located at an acute angle a2 where the edge of the fourth pixel electrode 14 intersects the first slit electrode 11.
Fig. 8 is a schematic view of a semicircular protrusion provided in an embodiment of the present invention, in which semicircular protrusions 110 at edges of the first, second, third and fourth pixel electrodes 11, 12, 13 and 14 are clearly shown. Fig. 8 also shows the second gap g2 between the first pixel electrode 11 and the second pixel electrode 12, and the first gap g1 between the first pixel electrode 11 and the third pixel electrode 13. Semicircular protrusions 110 at edges of the first, second, third and fourth pixel electrodes 11, 12, 13 and 14 are located at the second gap g 2.
Optionally, the width of the first gap is 3 μm-5 μm; the width of the second gap is 3 μm-5 μm. As an example, the width of the first gap and the second gap may each be 3.5 μm
Embodiments of the present invention provide for the width of the first gap to be 3 μm to 5 μm; the width of the second gap is 3-5 μm, so that the problem of short circuit between adjacent pixels can be avoided while the aperture ratio of the first sub-display panel is ensured.
Alternatively, the signal lines have a width of 3 μm to 5 μm.
According to the embodiment of the invention, the width of the signal line can be adjusted according to the width of the second gap, and when the width of the signal line is close to the width of the second gap, the dark area can be reduced.
Optionally, the widths of the first slit electrode and the second slit electrode are 2 μm to 4.5 μm; the distance between two adjacent first slit electrodes is 3-5 μm, and the distance between the first slit electrodes and the second slit electrodes is 3-5 μm.
According to the embodiment of the invention, the widths of the first slit electrode and the second slit electrode can be adjusted according to the width of the first gap, which is beneficial to reducing the dark area at the first gap.
Optionally, the display panel includes a plurality of pixel electrode units, the pixel electrode units include 4 pixel electrodes, the 4 pixel electrodes are arranged in a matrix, and voltages on the 4 pixel electrodes are the same.
The pixel electrode inversion mode of the embodiment of the invention is frame inversion, that is, voltages on 4 pixel electrodes included in each pixel electrode unit are the same.
The simulation conditions of the embodiment of the invention are as follows:
the second gap g2 between the first pixel electrode 11 and the second pixel electrode 12 has a width of 3.5 μm, the signal line has a width of 3.0 μm, the first gap g1 between the first pixel electrode 11 and the third pixel electrode 13 has a width of 3.5 μm, the first slit electrode has a width of 3 μm, and the second slit electrode has a width of 3 μm. The interval between the adjacent first slit electrodes is 4.2um, and the interval between the first slit electrodes and the second slit electrodes is 4.2 um.
Fig. 9a, 9b, 10a, 10b, 11a and 11b are simulation diagrams when the pixel electrode shown in fig. 6 does not include a semicircular protrusion.
FIG. 9a is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a frame mode, and the display gray level is L127; FIG. 9b is a light leakage simulation diagram of adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a frame and the display gray level is L255; FIG. 10a is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a line mode, and the gray scale of the display is L127;
FIG. 10b is a light leakage simulation diagram of adjacent pixels in which the pixel electrode is not increased with a semicircular protrusion, the pixel electrode is turned over in a line, and the display gray level is L255;
FIG. 11a is a schematic diagram showing a simulation of light leakage between adjacent pixels without adding a semicircular protrusion to a pixel electrode, wherein the pixel electrode is turned over in a column and the gray scale is displayed in L127;
FIG. 11b is a schematic diagram of light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a column and the gray level is displayed at L255;
for simulation under different electrode turning modes, the frame turning mode is that the polarities of the first pixel electrode to the fourth pixel electrode (pixel 1 to pixel 4) of four adjacent pixels of the same frame picture are the same positive; in the line inversion mode, under the condition of the same frame picture, the polarities of two adjacent lines are opposite, namely the polarities of pixel1 and pixel2 are the same and positive, and the polarities of pixel3 and pixel4 are the same and negative; in the column inversion mode, the polarities of two adjacent columns are the same under the same frame picture, namely the polarities of Pixel1 and Pixel3 are the same to be negative, and the polarities of Pixel2 and Pixel4 are the same to be positive; simulation shows that under the condition of frame inversion, no dark area exists in the x direction and a slight dark area exists in the y direction; under the condition of line inversion, a bright area appears in the x direction at 127 gray scales, an L255 gray scale is a dark area, and a dark area in the y direction is slight; under the condition of column inversion, no dark area exists in the x direction, and the dark area in the y direction is obviously enlarged. Therefore, the frame inversion mode is best displayed in a small left direction, and usually a dark area in the y direction can be shielded by a signal line, but if the dark area is wider, the signal line width is wider, and the aperture ratio is reduced.
FIG. 12a is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of frame inversion, and a display gray level of L127;
FIG. 12b is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of frame inversion, and a display gray level of L255;
FIG. 13a is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of line inversion, and a display gray level of L127;
FIG. 13b is a schematic diagram of light leakage between adjacent pixels with a pixel electrode with a semicircular protrusion, a pixel electrode inversion mode of line inversion, and a display gray level of L255;
FIG. 14a is a schematic diagram showing light leakage between adjacent pixels without adding semicircular protrusions to the pixel electrode, wherein the pixel electrode is turned over in a column and the gray scale is displayed in L127;
fig. 14b is a light leakage simulation diagram of adjacent pixels, in which the pixel electrode is not added with semicircular protrusions, the pixel electrode is turned over in a column and the display gray level is L255, according to the embodiment of the present invention.
In order to reduce the width of the signal line and improve the aperture ratio, the pixel electrode is further modified, and fig. 12a, 12b, 13a, 13b, 14a and 14b are light effect diagrams of the pixel electrode in different electrode overturning modes after a semicircular pattern with a radius of 1um is added at the intersection of the pixel and com electrodes. From the simulation results of fig. 12a, 12b, 13a, 13b, 14a and 14b, it is understood that the addition of the semicircular projections improves the dark area further.
Optionally, the direction perpendicular to the second direction is a fifth direction, and an included angle between the first direction and the fifth direction ranges from 0 ° to 15 °.
The common electrode and the pixel electrode of the display panel provided by the embodiment of the invention are inclined at a certain angle relative to the first direction, so that the reference viewing angle can be widened. The specific inclination angle varies according to the product requirements.
Optionally, the display panel further includes: the second sub display panel is positioned on the light emitting side of the first sub display panel.
Optionally, the display panel further includes:
the first polaroid is positioned at one side of the first sub-display panel away from the second sub-display panel;
a second polarizer located between the first and second sub display panels;
the third polaroid is positioned at one side of the second sub-display panel away from the first sub-display panel;
and the backlight source is positioned at one side of the first polaroid away from the first sub-display panel.
The display panel provided by the embodiment of the invention is a double-box liquid crystal display panel, and the second sub display panel is positioned on the light emitting side of the first sub display panel, so that the display contrast can be improved, the image display is clearer, and the details are richer.
The design is based on a Dual cell product design, which consists of a backlight source, a first cell, a second cell, a first POL below the first cell, a second POL between the first cell and the second cell, and a third POL above the second cell. The partition adjustment of the first cell to the backlight source realizes the high contrast design of the whole Dual cell display picture, and the current contrast can reach more than 30000:1. The first cell adopts a simple ADS passive display device, so that the transmittance of the Dual cell can be effectively improved. The passive display device PPI is low and is between 20 and 60PPI, and is specifically adjusted according to the specification requirements of products. In the embodiment of the invention, parallel signal input is performed on all pixels by the vertical metal lines which are bent and advanced, the metal lines are called signal lines, if n pixels are vertically arranged in the first cell, n signal lines are arranged on each pixel, and if m pixels are horizontally arranged, n x m signal transmission lines are arranged on the whole panel. In the product design, the signal wire can adopt metal layers such as Mo/Al/Mo, and the signal wire can also be designed into a broken line wiring mode, so that the first cell and the second cell can be prevented from interfering with each other to generate mole patterns.
The second aspect of the present invention also provides a display device, including the display panel.
The display device includes, but is not limited to: the system comprises a radio frequency unit, a network module, an audio output unit, an input unit, a sensor, a display unit, a user input unit, an interface unit, a memory, a processor, a power supply and the like. It will be appreciated by those skilled in the art that the structure of the display device described above is not limiting of the display device, and that the display device may include more or less components described above, or may be combined with certain components, or may have different arrangements of components. In an embodiment of the invention, the display device includes, but is not limited to, a display, a mobile phone, a tablet computer, a television, a wearable electronic device, a navigation display device, and the like.
The display device may be: any product or component with display function such as a liquid crystal television, a liquid crystal display, a digital photo frame, a mobile phone, a tablet personal computer and the like, wherein the display device further comprises a flexible circuit board, a printed circuit board and a backboard.
In the method embodiments of the present invention, the serial numbers of the steps are not used to define the sequence of the steps, and it is within the scope of the present invention for those skilled in the art to change the sequence of the steps without performing any creative effort.
In this specification, all embodiments are described in a progressive manner, and identical and similar parts of the embodiments are all referred to each other, and each embodiment is mainly described in a different way from other embodiments. In particular, for the embodiments, since they are substantially similar to the product embodiments, the description is relatively simple, and the relevant points are found in the section of the product embodiments.
Unless defined otherwise, technical or scientific terms used in this disclosure should be given the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The terms "first," "second," and the like, as used in this disclosure, do not denote any order, quantity, or importance, but rather are used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that elements or items preceding the word are included in the element or item listed after the word and equivalents thereof, but does not exclude other elements or items. The terms "connected" or "connected," and the like, are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", etc. are used merely to indicate relative positional relationships, which may also be changed when the absolute position of the object to be described is changed.
It will be understood that when an element such as a layer, film, region or substrate is referred to as being "on" or "under" another element, it can be "directly on" or "under" the other element or intervening elements may be present.
In the description of the above embodiments, particular features, structures, materials, or characteristics may be combined in any suitable manner in any one or more embodiments or examples.
The foregoing is merely specific embodiments of the disclosure, but the protection scope of the disclosure is not limited thereto, and any person skilled in the art can easily think about changes or substitutions within the technical scope of the disclosure, and it is intended to cover the scope of the disclosure. Therefore, the protection scope of the present disclosure shall be subject to the protection scope of the claims.

Claims (12)

1. A display panel, comprising: the display device comprises a first sub-display panel, a second sub-display panel and a display module, wherein the first sub-display panel comprises a first display substrate, a second display substrate and a medium positioned between the first display substrate and the second display substrate; the first sub display panel is characterized in that the first sub display panel further comprises:
the pixel electrode array is positioned on one side of the first display substrate, which faces the second display substrate, and comprises a plurality of pixel electrodes which are arranged in an n multiplied by m matrix mode, wherein m pixel electrodes are arranged along a first direction, n pixel electrodes are arranged along a second direction, and the first direction and the second direction are intersected;
a common electrode positioned at one side of the pixel electrode array facing the second display substrate;
a first insulating layer between the pixel electrode and the common electrode;
the common electrode includes a plurality of first slit electrodes and a plurality of second slit electrodes extending in a first direction, a width of the second slit electrodes being not greater than a width of the first slit electrodes;
a plurality of signal lines located between the first display substrate and the pixel electrode array and extending in the second direction;
the signal line is a broken line and comprises a plurality of first bending sections extending along a third direction and a plurality of second bending sections extending along a fourth direction, the plurality of first bending sections and the plurality of second bending sections are alternately connected to form a signal line, the first direction intersects with the fourth direction, an included angle between the third direction and the first direction is an acute angle, and an included angle between the fourth direction and the first direction is an acute angle;
a first gap is arranged between two adjacent pixel electrodes along the second direction, the first gap extends along the first direction, and the orthographic projection of the second slit electrode on the first display substrate at least partially overlaps with the orthographic projection of the first gap on the first display substrate;
the pixel electrode comprises a plurality of semicircular bulges which are arranged at intervals, and the semicircular bulges are positioned at the obtuse angles at which the first slit electrode and/or the second slit electrode and the pixel electrode intersect at the edges of the pixel electrode parallel to the first bending section; at the edge of the pixel electrode parallel to the second bending section, the semicircular bulge is positioned at an acute angle where the first slit electrode and/or the second slit electrode intersects with the pixel electrode.
2. The display panel of claim 1, wherein the front projection of each pixel electrode on the first display substrate overlaps with the front projections of n signal lines on the first display substrate.
3. The display panel of claim 2, further comprising: and the second insulating layer is positioned between the first display substrate and the pixel electrode array and covers the plurality of signal lines, the second insulating layer comprises a plurality of through holes, and each signal line is coupled with the corresponding pixel electrode through the through hole.
4. The display panel according to claim 2, wherein an edge of the pixel electrode extending in the second direction is parallel to the signal line; an edge of the pixel electrode extending in the first direction is parallel to the first slit electrode or the second slit electrode.
5. The display panel of claim 4, wherein two pixel electrodes adjacent in the first direction have a second gap therebetween, the second gap extending in the second direction and being parallel to the signal line, and wherein an orthographic projection of the signal line on the first display substrate at least partially overlaps an orthographic projection of the second gap on the first display substrate.
6. The display panel of claim 1, wherein the first gap has a width of 3 μιη -5 μιη; the width of the second gap is 3 μm-5 μm.
7. The display panel according to claim 1, wherein the signal line has a width of 3 μm to 5 μm.
8. The display panel according to claim 1, wherein the widths of the first slit electrode and the second slit electrode are 2 μm-4.5 μm; the distance between two adjacent first slit electrodes is 3-5 μm, and the distance between the first slit electrodes and the second slit electrodes is 3-5 μm.
9. The display panel according to claim 1, wherein the display panel comprises a plurality of pixel electrode units, the pixel electrode units comprise 4 pixel electrodes, the 4 pixel electrodes are arranged in a matrix, and voltages on the 4 pixel electrodes are the same.
10. The display panel according to claim 1, wherein a direction perpendicular to the second direction is a fifth direction, and an included angle between the first direction and the fifth direction is in a range of 0 ° to 15 °.
11. The display panel of claim 1, further comprising:
the second sub display panel is positioned on the light emitting side of the first sub display panel.
The first polaroid is positioned at one side of the first sub-display panel away from the second sub-display panel;
a second polarizer located between the first and second sub display panels;
the third polaroid is positioned at one side of the second sub-display panel away from the first sub-display panel;
and the backlight source is positioned at one side of the first polaroid away from the first sub-display panel.
12. A display device comprising a display panel according to any one of claims 1-11.
CN202210113855.XA 2022-01-30 2022-01-30 Display panel and display device Active CN114442383B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210113855.XA CN114442383B (en) 2022-01-30 2022-01-30 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210113855.XA CN114442383B (en) 2022-01-30 2022-01-30 Display panel and display device

Publications (2)

Publication Number Publication Date
CN114442383A CN114442383A (en) 2022-05-06
CN114442383B true CN114442383B (en) 2024-01-09

Family

ID=81372497

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210113855.XA Active CN114442383B (en) 2022-01-30 2022-01-30 Display panel and display device

Country Status (1)

Country Link
CN (1) CN114442383B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101276105A (en) * 2007-03-30 2008-10-01 中华映管股份有限公司 Liquid crystal display panel
CN101498875A (en) * 2008-01-29 2009-08-05 三星电子株式会社 Liquid crystal display
CN101556419A (en) * 2004-02-04 2009-10-14 夏普株式会社 Display device
CN102073169A (en) * 2009-11-25 2011-05-25 索尼公司 Liquid crystal display panel
KR20140133799A (en) * 2014-10-29 2014-11-20 삼성디스플레이 주식회사 Liquid crystal display
CN104238222A (en) * 2014-10-14 2014-12-24 上海天马微电子有限公司 Touch displaying device and substrate
CN107193167A (en) * 2017-05-09 2017-09-22 友达光电股份有限公司 Array substrate and liquid crystal display panel
CN109491124A (en) * 2019-01-17 2019-03-19 京东方科技集团股份有限公司 A kind of array substrate, liquid crystal display panel and display device
CN112415822A (en) * 2019-08-22 2021-02-26 京东方科技集团股份有限公司 Array substrate, liquid crystal light control structure and liquid crystal display panel
CN113156651A (en) * 2021-04-26 2021-07-23 京东方科技集团股份有限公司 Display panel and display device
CN113552750A (en) * 2021-07-12 2021-10-26 深圳市华星光电半导体显示技术有限公司 Display panel and display device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI306521B (en) * 2004-02-24 2009-02-21 Chi Mei Optoelectronics Corp Liquid crystal display and storage capacitor therefor
JP2019066697A (en) * 2017-10-02 2019-04-25 株式会社ジャパンディスプレイ Display device
CN114815417B (en) * 2021-01-27 2023-11-03 京东方科技集团股份有限公司 Array substrate and display panel

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101556419A (en) * 2004-02-04 2009-10-14 夏普株式会社 Display device
CN101276105A (en) * 2007-03-30 2008-10-01 中华映管股份有限公司 Liquid crystal display panel
CN101498875A (en) * 2008-01-29 2009-08-05 三星电子株式会社 Liquid crystal display
CN102073169A (en) * 2009-11-25 2011-05-25 索尼公司 Liquid crystal display panel
CN104238222A (en) * 2014-10-14 2014-12-24 上海天马微电子有限公司 Touch displaying device and substrate
KR20140133799A (en) * 2014-10-29 2014-11-20 삼성디스플레이 주식회사 Liquid crystal display
CN107193167A (en) * 2017-05-09 2017-09-22 友达光电股份有限公司 Array substrate and liquid crystal display panel
CN109491124A (en) * 2019-01-17 2019-03-19 京东方科技集团股份有限公司 A kind of array substrate, liquid crystal display panel and display device
CN112415822A (en) * 2019-08-22 2021-02-26 京东方科技集团股份有限公司 Array substrate, liquid crystal light control structure and liquid crystal display panel
CN113156651A (en) * 2021-04-26 2021-07-23 京东方科技集团股份有限公司 Display panel and display device
CN113552750A (en) * 2021-07-12 2021-10-26 深圳市华星光电半导体显示技术有限公司 Display panel and display device

Also Published As

Publication number Publication date
CN114442383A (en) 2022-05-06

Similar Documents

Publication Publication Date Title
KR102489280B1 (en) Display panels, display screens and display terminals
US9772723B2 (en) Capacitive in-cell touch panel and display device
US9606669B2 (en) In-cell touch panel and display device
CN108828817B (en) Display panel and display device
JP3777893B2 (en) Liquid crystal display
CN100517033C (en) Liquid crystal display panel
KR101305071B1 (en) Array substrate and display panel having the same
KR102308647B1 (en) Display panels, display screens and display terminals
WO2007034599A1 (en) Display device
WO2007135893A1 (en) Display device
US20160253022A1 (en) In-cell touch panel and display device
KR20160130061A (en) Liquid crystal display
CN109445210B (en) Display panel and display device
US20210327320A1 (en) Display panel, display device and display method
KR20070020742A (en) Liquid crystal display
CN111722447B (en) Display device
CN114442383B (en) Display panel and display device
CN110767167B (en) Display screen and display terminal
JP2008083315A (en) Liquid crystal device and electronic equipment
US20020033925A1 (en) Liquid crystal display device and electronic apparatus
KR20040095941A (en) Liquid display device having touch screen
KR20160085397A (en) Curved liquid crystal display
CN102253542B (en) Liquid crystal display (LCD) panel and display device applied by LCD panel
CN112782886B (en) Array substrate and touch display panel
JP2009223099A (en) Liquid crystal display device and electronic apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant