CN114284989B - Potential converter, control method of output stage of potential converter and overcurrent protection circuit - Google Patents
Potential converter, control method of output stage of potential converter and overcurrent protection circuit Download PDFInfo
- Publication number
- CN114284989B CN114284989B CN202111580201.XA CN202111580201A CN114284989B CN 114284989 B CN114284989 B CN 114284989B CN 202111580201 A CN202111580201 A CN 202111580201A CN 114284989 B CN114284989 B CN 114284989B
- Authority
- CN
- China
- Prior art keywords
- output stage
- potential
- output
- overcurrent
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 45
- 238000001914 filtration Methods 0.000 claims description 37
- 238000013461 design Methods 0.000 claims description 28
- 238000009825 accumulation Methods 0.000 claims description 22
- 238000001514 detection method Methods 0.000 claims description 21
- 238000006243 chemical reaction Methods 0.000 claims description 7
- 238000004590 computer program Methods 0.000 claims description 6
- 230000008569 process Effects 0.000 claims description 5
- 230000001052 transient effect Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000005034 decoration Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
Images
Landscapes
- Emergency Protection Circuit Devices (AREA)
- Dc-Dc Converters (AREA)
- Inverter Devices (AREA)
Abstract
The embodiment of the application provides a potential converter, a control method of an output stage of the potential converter and an overcurrent protection circuit. Relating to the technical field of overcurrent protection, the method comprises the following steps: the method comprises the steps of periodically detecting and controlling the short circuit of an output stage, locking the output stage when effective overcurrent occurs in the period, protecting the short circuit which possibly occurs in time, comparing the real-time continuous accumulated times of the locked times with a time threshold value, further confirming whether the short circuit occurs, disconnecting a protection circuit of the output stage after confirming the short circuit, and resetting the output stage to detect and control the next period when the short circuit is not confirmed. According to the embodiment of the application, whether the short circuit occurs or not is confirmed through multi-step judgment, the phenomenon that the circuit is disconnected when the short circuit occurs through misjudgment to affect the working efficiency can be effectively avoided, and meanwhile, the circuit can be timely protected when the short circuit actually occurs.
Description
Technical Field
The present application relates to the field of overcurrent protection technologies, and in particular, to a potential converter, a control method of an output stage of the potential converter, and an overcurrent protection circuit.
Background
When a potential converter in a chip works, short circuit can occur, and the chip is easily burnt by large current generated when the short circuit occurs, so that economic loss can be caused, and the output stage protection chip needs to be disconnected; the output current of the output stage of the level shifter is not constant, a large current may occur in a short time when the current is unstable, and besides a short circuit, an overcurrent may occur in the case where the output stage of the level shifter has a large load capacitance, the output stage is inverted in output, and an electrostatic discharge occurs in the case where the level shifter operates.
In order to avoid burning the chip in the case of short circuit, in the prior art, the current of the output stage of the potential converter is detected through an overcurrent detection mechanism, and when overcurrent is detected, the short circuit is considered to occur, and the circuit is disconnected to protect the chip; this mechanism often misjudges other over-current conditions as short circuits and also opens the circuit.
Disclosure of Invention
The present application provides a control method for an output stage of a voltage level converter, an overcurrent protection circuit and a storage medium, aiming at the disadvantages of the prior art, so as to solve the technical problem that the output stage of the voltage level converter is easily detected in a short-circuit state by mistake in the prior art.
In a first aspect, an embodiment of the present application provides a method for controlling an output stage of a potential converter, including:
periodically performing short circuit detection and control on the output stage, wherein one cycle of the short circuit detection and control process comprises:
detecting an output current of the output stage;
determining whether an overcurrent duration of the output current is less than a threshold period;
outputting a set of lock signals to the output stage to lock the output stage when the overcurrent duration of the output current is not less than the threshold period;
accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times;
determining whether the real-time continuous accumulated times are smaller than a time threshold value; when the real-time continuous accumulated times are smaller than the time threshold, outputting an unlocking signal group to the output stage to unlock the output stage, and performing the short circuit detection and control of the next period; and when the real-time continuous accumulated times are not less than the times threshold value, determining that the output stage is short-circuited, and generating a turn-off signal group to turn off the output stage.
Optionally, determining whether the overcurrent duration of the output current is less than a threshold period comprises:
when the frequency of the output current belongs to a first frequency range, determining whether the overcurrent duration of the output current is less than a first filtering period; the threshold period comprises the first filtering period;
and outputting a set of lock signals to the output stage to lock the output stage when the overcurrent duration of the output current is not less than the threshold period, including:
when the overcurrent duration time of the output current is not less than the first filtering time period, setting the overcurrent signal from the second potential to the first potential;
and when the overcurrent signal is converted from the second potential to the first potential, outputting a locking signal group to the output stage to lock the output stage.
Optionally, determining whether the overcurrent duration of the output current is less than a threshold period comprises:
when the frequency of the output current belongs to a second frequency range, determining whether the overcurrent duration of the output current is less than a second filtering period of a design multiple; the threshold period comprises a second filtering period of the design multiple;
and outputting a set of lock signals to the output stage to lock the output stage when the overcurrent duration of the output current is not less than the threshold period, including:
and when the overcurrent duration of the output current is not less than the second filtering period of the design multiple, outputting a locking signal group to the output stage to lock the output stage.
Optionally, determining whether the overcurrent duration of the output current is less than a second filtering period of a design multiple comprises:
determining whether an overcurrent duration of the output current is less than the second filtering period;
when the overcurrent duration time of the output current is not less than the second filtering period, setting the overcurrent signal from the second potential to the first potential;
when the overcurrent signal is converted from the second potential to the first potential, accumulating the occurrence times of the first potential of the overcurrent signal to obtain the real-time accumulated times of the overcurrent signal;
and determining whether the real-time accumulated times of the overcurrent signals are smaller than a design multiple, and determining a second filtering period when the real-time accumulated times of the overcurrent signals are not smaller than the design multiple, wherein the overcurrent duration time of the output current is not smaller than the design multiple.
Optionally, detecting the output current of the output stage comprises:
detecting the output current of the output stage when receiving a real-time frame signal;
and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times, comprising:
and when receiving the next frame signal, accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times.
Optionally, determining whether the overcurrent duration of the output current is less than a threshold period further comprises:
and when the output current is not over-current or the over-current duration is less than the threshold time period, maintaining an unlocking signal group, clearing the real-time continuous accumulated times of the occurrence times of the locking signal group, and detecting and controlling the short circuit in the next period.
Optionally, the lock signal group includes a first control signal having a first potential and a second control signal having a second potential;
the unlock signal group includes a first control signal having a second potential and a second control signal having a first potential.
In a second aspect, an embodiment of the present application provides an overcurrent protection circuit, including a current detector and a controller electrically connected to each other;
the current detector is configured to detect the output current of the output stage of the potential converter, generate corresponding output current information and send the output current information to the controller;
the controller is configured to be electrically connected to the output stage of the potential converter, and is configured to implement the control method for the output stage of the potential converter according to the received output current information.
In a third aspect, an embodiment of the present application provides a potential conversion circuit, which includes an output stage of a potential converter and an overcurrent protection circuit provided in the second aspect of the present application, where the overcurrent protection circuit is configured to implement the control method for the output stage of the potential converter provided in the first aspect of the present application for the output stage of the potential converter.
Optionally, the output stage of the potential converter comprises:
the first end and the second end of the first output unit are respectively and electrically connected with the first potential end and the output end of the output stage;
a first end and a second end of the first switch unit are respectively and electrically connected with the first potential end and the control end of the first output unit;
the first end and the second end of the second output unit are respectively and electrically connected with the second potential end and the output end of the output stage;
a first end and a second end of the second switch unit are respectively and electrically connected with the second potential end and the control end of the second output unit;
the first end of the third switching unit is electrically connected with the input end, and the second end of the third switching unit is electrically connected with the control end of the first output unit and the control end of the second output unit.
Optionally, the over-current protection circuit includes:
a controller electrically connected to control terminals of the first to third switching units, for outputting a locking signal group to the output stage, including: outputting a first control signal having a first potential to the first switching unit and the second switching unit, and outputting a second control signal having a second potential to the third switching unit;
the controller is further configured to output a set of unlock signals to the output stage comprising: outputting a first control signal having a second potential to the first switching unit and the second switching unit, and outputting a second control signal having a first potential to the third switching unit.
In a fourth aspect, an embodiment of the present application provides a computer-readable storage medium, on which a computer program is stored, and the computer program, when executed by a controller, implements the control method for the output stage of the electric potential converter provided in the first aspect of the present application.
The beneficial technical effects brought by the technical scheme provided by the embodiment of the application comprise:
according to the control method for the output stage of the potential converter, whether the short circuit occurs or not is confirmed in multiple steps, and the situation that the short circuit is detected by mistake can be avoided when the potential converter is effectively protected.
And when the overcurrent duration time of the output current is confirmed to be not less than the threshold period, the output stage is locked, and the output stage is disconnected after the short circuit is confirmed, so that the phenomenon that the chip is burnt under the condition that the short circuit is possible can be avoided in time, and when the short circuit is not confirmed, the output stage is automatically unlocked, the phenomenon that the normal work is influenced due to the fact that the output stage is always disconnected is avoided, meanwhile, the unlocking operation is not carried out manually, and the working efficiency of the potential converter is improved. Specifically, the method comprises the following steps:
the control method for the output stage of the potential converter, provided by the embodiment of the application, is to detect the output current of the output stage, and firstly confirm whether the overcurrent duration time of the detected output current is less than a threshold period, and the first stage is to confirm whether effective overcurrent occurs or not, because the current of the output stage is not stable and unchangeable, the first stage avoids misjudgment that transient overcurrent generated under the condition of unstable current is a short circuit condition, the transient overcurrent occurs in a short time and can be automatically recovered, and the circuit cannot be greatly influenced, so the output stage does not need to be locked, and normal work can be continued; under the condition that effective overcurrent is determined to occur in the first stage, whether the effective overcurrent is generated in a short-circuit state is determined through the second stage, because the overcurrent conditions generated by some non-short-circuits in the output stage can be automatically removed, namely the times of continuously generating the effective overcurrent do not reach a time threshold value, the overcurrent under the conditions does not need to be disconnected from the output stage, and the output stage can be unlocked in the next period and then can be recovered to continue to normally work; however, continuous overcurrent which cannot be removed is brought when a short circuit occurs, the circuit is heated continuously and burns out the circuit due to the maximum temperature rise, so that the real-time continuous accumulated times of the locking signal group are compared with a set time threshold value through the second stage, when the continuous occurrence effective overcurrent times reach the time threshold value and the real-time continuous accumulated times of the locking output stage are equal to the time threshold value, the overcurrent which cannot be removed automatically can be determined, namely, the short circuit occurs, and the output stage protection circuit is disconnected in time.
Additional aspects and advantages of the present application will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the present application.
Drawings
The foregoing and/or additional aspects and advantages of the present application will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
fig. 1 is a schematic diagram of a frame structure of a potential conversion circuit according to an embodiment of the present disclosure;
fig. 2 is a schematic diagram of a frame structure of an output stage of a voltage level converter according to an embodiment of the present disclosure;
fig. 3 is a schematic circuit diagram of an output stage of a voltage level converter according to an embodiment of the present disclosure;
fig. 4 is a flowchart illustrating a method for controlling an output stage of a level shifter according to an embodiment of the present disclosure;
fig. 5 is a flowchart illustrating a method for controlling an output stage of a frequency level shifter according to an embodiment of the present disclosure;
fig. 6 is a flowchart illustrating a control method for an output stage of a frequency-based voltage level shifter according to an embodiment of the present disclosure.
The reference numerals of the drawings are explained below:
1-a potential conversion circuit; 101-an output stage of a potential converter; 102-a controller; 103-a current detector;
1011-a first output unit; 1012-second output unit; 1013-a first switching unit; 1014-a second switching unit; 1015-a third switching unit; 1015 a-a first switching device in the third switching unit 1015, 1015 b-a second switching device in the third switching unit 1015;
a-the output of the output stage 101; b-the input of the output stage 101; c-a first potential terminal of the output stage 101; d-the second potential terminal of the output stage 101.
Detailed Description
Reference will now be made in detail to the present application, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar parts or parts having the same or similar functions throughout. In addition, if a detailed description of the known art is unnecessary for the features of the present application shown, it is omitted. The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present application and are not to be construed as limiting the present application.
It will be understood by those within the art that, unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the prior art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
As used herein, the singular forms "a", "an", "the" and "the" include plural referents unless the context clearly dictates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. It will be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may also be present. Further, "connected" or "coupled" as used herein may include wirelessly connected or wirelessly coupled. As used herein, the term "and/or" includes all or any element and all combinations of one or more of the associated listed items.
The embodiment of the application provides a control method of an output stage of a potential converter, which can be realized by a potential conversion circuit, so that the technical scheme of the embodiment of the application can achieve the effects of judging whether the output stage is short-circuited or not, disconnecting a protection circuit under the condition of short circuit and automatically recovering normal operation under the condition of no short circuit.
The following describes the technical solutions of the present application and how to solve the above technical problems with specific embodiments. These several specific embodiments may be combined with each other below, and details of the same or similar concepts or processes may not be repeated in some embodiments. Embodiments of the present application will be described below with reference to the accompanying drawings.
Fig. 1 is a schematic structural diagram of a potential converting circuit 1 according to an embodiment of the present disclosure, where the potential converting circuit includes an output stage 101 of a potential converter and an overcurrent protection circuit, and the overcurrent protection circuit includes a current detector 103 and a controller 102, which are electrically connected.
A current detector 103 configured to detect an output current of the output stage 101 of the potential converter, generate corresponding output current information, and send the output current information to the controller 102.
And the controller 102 is configured to be electrically connected with the output stage 101 of the potential converter and is used for realizing a control method of the output stage 101 of the potential converter according to the received output current information.
Alternatively, the current detector 103 is provided at one end of the output stage 101 of the potential converter, and detects the current information output from the output stage 101 of the potential converter to the load.
Alternatively, the current detector 103 includes a rogowski coil, a current transformer, or a hall sensor.
In some embodiments, as shown in fig. 2, the output stage 101 of the potential converter includes:
the first output unit 1011, the first potential terminal c and the output terminal a, and the first terminal and the second terminal of the first output unit 1011 are electrically connected to the first potential terminal c and the output terminal a of the output stage 101, respectively.
A first end and a second end of the first switch unit 1013 are electrically connected to the first potential end c and the control end of the first output unit 1011, respectively.
A second output unit 1012 and a second potential terminal d, and a first terminal and a second terminal of the second output unit 1012 are electrically connected to the second potential terminal d and the output terminal a of the output stage 101, respectively.
A second switch unit 1014, a first terminal and a second terminal of which are electrically connected to the second potential terminal d and the control terminal of the second output unit 1012, respectively.
A third switching unit 1015 and an input terminal b, a first terminal of the third switching unit 1015 is electrically connected to the input terminal b, and a second terminal of the third switching unit 1015 is electrically connected to a control terminal of the first output unit 1011 and a control terminal of the second output unit 1012.
Alternatively, the first output unit 1011 includes a triode form, and a first end of the first output unit 1011 is a source and a second end of the first output unit 1011 is a drain.
Optionally, the second output unit 1012 includes a triode form, a first end of the second output unit 1012 is a source, and a second end of the second output unit 1012 is a drain.
Alternatively, the first output unit 1011, the first switch unit 1013, and the first switch device 1015a in the third switch unit 1015 form a first type of tube, and the first type of tube includes a PMOS (positive channel metal oxide semiconductor) tube.
Alternatively, the second output unit 1012, the second switching unit 1014, and the second switching device 1015b in the third switching unit 1015 form a second type of tube, and the second type of tube includes an NMOS (negative channel metal oxide semiconductor) tube.
Optionally, the first type of tube and the second type of tube are adapted for different frequency current situations, respectively.
Alternatively, the first switch unit 1013 and the third switch unit 1015 maintain opposite states, that is, when the first switch unit 1013 is closed, the third switch unit 1015 is opened; when the first switching unit 1013 is opened, the third switching unit 1015 is closed.
Alternatively, the second switching unit 1014 maintains an opposite state to the third switching unit 1015.
Alternatively, the first switching device 1015a and the second switching device 1015b in the third switching unit 1015 maintain the same state.
Alternatively, when the switch unit is closed, the circuit is turned on, and when the switch unit is opened, the circuit is turned off.
Alternatively, when the third switching unit 1015 is closed and the first switching unit 1013 and the second switching unit 1014 are opened, the output stage 101 of the potential converter normally outputs current; when the third switching unit 1015 is turned on and the first switching unit 1013 and the second switching unit 1014 are closed, the output stage 101 of the potential converter is locked and cannot output a current.
In some embodiments, as shown in fig. 3, the overcurrent protection circuit includes:
a controller 102 electrically connected to control terminals of the first to third switching units, for outputting a lock signal group to the output stage 101, including: outputting a first control signal having a first potential to the first switching unit 1013 and the second switching unit 1014, and outputting a second control signal having a second potential to the third switching unit 1015;
the controller 102 is further configured to output the unlock signal group to the output stage 101, including: the first control signal having the second potential is output to the first switch unit 1013 and the second switch unit 1014, and the second control signal having the first potential is output to the third switch unit 1015.
Optionally, the third switching unit 1015 includes a first switching device 1015a in the third switching unit 1015 and a second switching device 1015b in the third switching unit 1015.
Optionally, outputting a control signal having a first potential to the switching unit includes outputting a close signal to the switching unit to close the switching unit to turn on the circuit; outputting the control signal having the second potential to the switching unit includes outputting an open signal to the switching unit to open the switching unit and disconnect the circuit.
The embodiment of the application provides a control method of an output stage 101 of a potential converter, which comprises the following steps
The short circuit detection and control is periodically performed on the output stage 101, wherein a flow chart of the short circuit detection and control process in one period is shown in fig. 4, and includes steps S401 to S407:
s401: the output current of the output stage 101 of the potential converter is detected.
Alternatively, the current detector 103 detects the output current of the output stage 101 and sends current information to the controller 102.
S402: it is determined whether the overcurrent duration of the output current is less than a threshold period.
Optionally, after receiving the current information, the controller 102 determines whether the output current is over-current, determines the over-current duration time, and compares the over-current duration time with a set threshold time period.
Optionally, when the overcurrent duration of the output current is less than the threshold period, the current is considered to be unstable and cause ineffective overcurrent, and the current can be recovered automatically; when the overcurrent duration time of the output current is not less than the threshold period, the output current is considered to be effective overcurrent, and whether the output current is continuous effective overcurrent caused by short circuit needs to be further detected.
Optionally, when the output current is not over-current or the over-current duration is less than the threshold period, the current cycle is ended, the output stage 101 is reset, and the current of the output stage 101 is detected in the next cycle.
Optionally, after resetting the output stage 101, the output stage 101 is kept in the unlocked state, and the real-time continuous accumulated number of occurrences of the lock signal group in the previous cycle is cleared.
S403: when the overcurrent duration of the output current is not less than the threshold period, the lock signal group is output to the output stage 101 to lock the output stage 101.
Alternatively, the controller 102 outputs a lock signal group to the output stage 101 to lock the output stage 101 when confirming that the overcurrent duration of the output current is not less than the threshold period.
Optionally, after the output stage 101 is locked, the output stage 101 may be unlocked after receiving the unlocking signal group, and the output stage 101 returns to the normal operating state after unlocking.
S404: and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times.
Optionally, the first counting unit in the controller 102 accumulates the occurrence number of the lock signal group, resulting in a real-time continuous accumulated number.
Alternatively, the real-time continuous accumulation number is obtained by adding 1 to the continuous number counted in the previous period after each occurrence of the lock signal group to obtain the current continuous accumulation number, wherein the lock signal group continuously appears in the periodic detection of the output stage 101.
Alternatively, real-time continuity represents that, in the periodic detection of the output stage 101, the overcurrent duration of the output current is detected each time not to be less than the threshold period.
S405: determining whether the real-time continuous accumulated times are smaller than a time threshold value; step S406 is executed when the real-time continuous accumulated number is smaller than the number threshold, and step S407 is executed when the real-time continuous accumulated number is not smaller than the number threshold.
Optionally, the controller 102 compares the real-time continuous accumulated number of lock signal groups counted by the first counting unit with a set number threshold after each occurrence of the lock signal group.
S406: and outputting the unlocking signal group to the output stage 101 to unlock the output stage 101, and skipping to execute the step S401 to perform short circuit detection and control for the next cycle.
Optionally, when the real-time continuous accumulated number of times is smaller than the number threshold, it is considered that the number of times of occurrence of the effective overcurrent is small, and it cannot be determined that the persistent effective overcurrent is caused by the short circuit, the controller 102 outputs the unlock signal group to unlock the output stage 101, the output stage 101 performs short circuit detection and control in the next period, and continuously detects the output stage 101 according to the steps S401 to S405.
Optionally, when the real-time continuous accumulated number is less than the number threshold, the circuit is not damaged by the temperature rise caused by the effective overcurrent.
Optionally, the controller 102 outputs the unlocking signal group to enable the output stage 101 to automatically recover to a normal operating circuit, so that manual operation is reduced, and efficiency is improved.
S407: it is determined that the output stage 101 is short-circuited, and a shutdown signal group is generated to shut down the output stage 101.
Optionally, when the real-time continuous accumulated number of times is not less than the number threshold, it is considered that the number of times of occurrence of the effective overcurrent is large, and it can be basically determined that the continuous effective overcurrent is caused by a short circuit, and the controller 102 turns off the protection circuit of the output stage 101 in time.
Alternatively, the circuit is in a relatively safe state when an effective overcurrent is reached for a threshold number of times, which one skilled in the art will appreciate can be determined experimentally.
Optionally, after the output stage 101 is turned off by the shutdown signal, the normal operation of the circuit can be resumed only by manually powering on again, so that the circuit can be effectively protected, and manual timely maintenance can be informed.
According to the control method of the output stage 101 of the potential converter, whether the short circuit occurs or not is confirmed through multiple steps, and the situation that the short circuit is detected by mistake when the potential converter is effectively protected can be avoided.
Moreover, when the overcurrent duration time of the output current is confirmed to be not less than the threshold period, the output stage 101 is locked, the output stage 101 is disconnected after the short circuit is confirmed, the phenomenon that the chip is burnt under the condition that the short circuit is possible can be avoided in time, when the short circuit is not confirmed, the output stage 101 is automatically unlocked, the phenomenon that the normal work is influenced due to the fact that the chip is always disconnected is avoided, meanwhile, manual unlocking operation is not needed, and the working efficiency of the potential converter is improved. Specifically, the method comprises the following steps:
the control method of the output stage 101 of the potential converter provided by the embodiment of the application is to detect the output current of the output stage 101, and firstly confirm whether the overcurrent duration time of the detected output current is less than a threshold period, and the first stage is to confirm whether effective overcurrent occurs or not, because the current of the output stage 101 is not stable and unchangeable, the first stage avoids misjudging that the transient overcurrent generated under the condition of unstable current is a short-circuit condition, the transient overcurrent occurs for a short time and can be automatically recovered, and the circuit cannot be greatly influenced, so that the output stage 101 is not required to be locked, and normal work can be continued; under the condition that effective overcurrent is determined to occur in the first stage, whether the effective overcurrent is generated in a short-circuit state is determined through the second stage, because some overcurrent conditions generated in the output stage 101 in a non-short-circuit state can be automatically removed, namely the frequency of continuously generating the effective overcurrent does not reach a frequency threshold value, the overcurrent under the conditions does not need to disconnect the output stage 101, and the output stage 101 can be unlocked in the next period and then can be recovered to continue to normally work; however, continuous overcurrent which cannot be removed is brought when a short circuit occurs, the circuit is heated continuously and burns out the circuit due to the maximum temperature rise, so that the real-time continuous accumulated times of the locking signal group are compared with a set time threshold value through the second stage, when the continuous occurrence effective overcurrent times reach the time threshold value and the real-time continuous accumulated times of the locking output stage are equal to the time threshold value, the overcurrent which cannot be removed automatically, namely the short circuit occurs, can be determined, and the protection circuit of the output stage 101 is disconnected in time.
In some embodiments, when the frequency of the output current belongs to the first frequency range, the flowchart of the control method of the output stage 101 of the level shifter is shown in fig. 5, and includes steps S501-S508:
s501: the output current of the output stage 101 is detected.
Alternatively, the initial state of the output stage 101 is an unlocked state, and the output stage 101 can normally operate in the unlocked state.
S502: determining whether an overcurrent duration of the output current is less than a first filtering period; step S503 is performed when the overcurrent duration of the output current is not less than the first filtering period, and step S504 is performed when the overcurrent duration of the output current is less than the first filtering period.
Optionally, the first frequency range comprises a low frequency, the output frequency is slower when the output current belongs to a low frequency signal, and the threshold period comprises a first filtering period.
Alternatively, when the overcurrent duration of the output current is not less than the first filtering period, it is confirmed that a valid overcurrent occurs, and it should be understood by those skilled in the art that the setting of the first filtering period may be determined through experiments.
S503: setting the overcurrent signal from the second potential to the first potential; when the overcurrent signal is switched from the second potential to the first potential, the lock signal group is output to the output stage 101 to lock the output stage 101, and then step S505 is performed.
Optionally, when the overcurrent duration of the output current is not less than the first filtering period, a valid overcurrent occurs, the output stage 101 is locked, and the output stage 101 can be automatically unlocked and restored to work under the action of the unlocking signal set after being locked.
S504: and keeping the unlocking signal group, clearing the real-time continuous accumulated times of the occurrence times of the locking signal group, and skipping to execute the step S501.
Optionally, when the overcurrent duration of the output current is less than the first filtering period, the controller 102 controls the output stage 101 to maintain the state of the unlock signal group, so that the output stage 101 normally operates, clears the real-time continuous accumulated times of the occurrence times of the lock signal group, and starts the detection of the next period.
Optionally, the overcurrent duration of the output current is less than the first filtering period, including that the output current is not overcurrent or overcurrent but the overcurrent duration is less than the first filtering period.
Optionally, the overcurrent duration of the output current is less than the first filtering period, which indicates that no effective overcurrent occurs and the occurrence of the locking signal is discontinuous, the controller 102 controls the output stage 101 to maintain the state of the unlocking signal group, and clear the real-time continuous accumulation times, the real-time continuous accumulation of the locking signal group is finished, the current cycle is finished, and the detection of the next cycle is started.
S505: and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times.
S506: determining whether the real-time continuous accumulated times are smaller than a times threshold value; when the real-time continuous accumulated number is less than the number threshold, step S507 is executed, and when the real-time continuous accumulated number is not less than the number threshold, step S508 is executed.
S507: and outputting the unlocking signal group to the output stage 101 to unlock the output stage 101, and skipping to execute the step S501 for short circuit detection and control of the next cycle.
S508: it is determined that the output stage 101 is short-circuited, and a shutdown signal group is generated to shut down the output stage 101.
Optionally, the specific contents of the steps S505 to S508 are consistent with the specific contents of the steps S404 to S407 in the previous embodiment, which is not described herein again.
In some embodiments, when the frequency of the output current belongs to the second frequency range, the flowchart of the control method of the output stage 101 of the level shifter is shown in fig. 6, and includes steps S601 to S610:
optionally, the second filtering period is less than the first filtering period, and the frequency in the second frequency range is higher than the frequency in the first frequency range;
optionally, the second frequency range comprises a high frequency, the output frequency is faster when the output current belongs to a high frequency signal, and the set threshold period comprises a design multiple of the second filtering period.
S601: the output current of the output stage 101 is detected.
S602: it is determined whether the overcurrent duration of the output current is less than the second filtering period.
S603: when the overcurrent duration time of the output current is not less than the second filtering time period, setting the overcurrent signal from the second potential to the first potential; and when the overcurrent signal is converted from the second potential to the first potential, accumulating the occurrence times of the first potential of the overcurrent signal to obtain the real-time accumulation times of the overcurrent signal.
Optionally, the controller 102 determines whether the current detected by the current detector 103 is over-current and whether the over-current duration time of each time is less than the second filtering time period, and counts, by a second counting unit of the controller 102, over-current signals triggered when the over-current duration time of the output current is not less than the second filtering time period, so as to obtain the real-time accumulated times of the over-current signals.
Optionally, the real-time accumulation of the over-current signal may be discontinuous, and after the over-current signal is triggered each time, the second counting unit adds 1 to the real-time accumulation frequency of the over-current signal counted last time to obtain the current accumulation frequency.
Optionally, since the second filtering period is short, a transient overcurrent caused by unstable current may trigger an overcurrent signal, so as to accurately judge whether an effective overcurrent occurs, the triggered overcurrent signal is counted, and when a design multiple is reached, the effective overcurrent is considered to occur; when the design times are not reached, the non-effective overcurrent possibly caused by unstable current is considered, and the circuit is not influenced.
S604: determining whether the real-time accumulated times of the overcurrent signals are smaller than a design multiple; step S605 is executed when the real-time accumulated number of times of the over-current signal is not less than the design multiple, and step S606 is executed when the real-time accumulated number of times of the over-current signal is less than the design multiple.
S605: the lock signal group is output to the output stage 101 to lock the output stage 101, after which step S607 is performed.
Optionally, if the design multiple is 10, the real-time accumulated number of times of the current output current is 5, if the current cycle detects that the output current is not ended, the output current is continuously output and detected, and until the current cycle detects that the output current is ended, the real-time accumulated number of times of the output current is still less than 10, and it is determined that the real-time accumulated number of times of the overcurrent signal is less than the design multiple.
Optionally, if the design multiple is 10, the real-time accumulated number of times of the current output current is 5, if the current cycle detects that the output current has not ended, the output current is continuously output and detected, until the current cycle detects that the output current ends, the real-time accumulated number of times of the output current reaches 10, and it is determined that the real-time accumulated number of times of the overcurrent signal is not less than the design multiple.
S606: and keeping the unlocking signal group, clearing the real-time continuous accumulated times of the occurrence times of the locking signal group, and skipping to execute the step S601.
Optionally, when the real-time accumulated number of times of the overcurrent signal is smaller than a design multiple, it indicates that no effective overcurrent occurs, the occurrence of the lock signal group is discontinuous, the controller 102 controls the output stage 101 to maintain the state of the unlock signal group at the output stage 101, the controller 102 clears the real-time continuous accumulated number of times, the real-time continuous accumulation of the lock signal group is ended, the current cycle is ended, and the detection of the next cycle is started.
Optionally, the real-time accumulated number of times of the overcurrent signal is smaller than the design multiple, including that the output current is not overcurrent or overcurrent occurs but the real-time accumulated number of times of the overcurrent signal is smaller than the design multiple.
S607: and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times.
S608: determining whether the real-time continuous accumulated times are smaller than a time threshold value; step S609 is performed when the real-time continuous accumulated number is less than the number threshold, and step S610 is performed when the real-time continuous accumulated number is not less than the number threshold.
S609: and outputting the unlocking signal group to the output stage 101 to unlock the output stage 101, and skipping to execute the step S601 to perform short circuit detection and control for the next cycle.
S610: it is determined that the output stage 101 is short-circuited, and a shutdown signal group is generated to shut down the output stage 101.
Optionally, the specific contents of the steps S607 to S610 are the same as the specific contents of the steps S404 to S407 in the previous embodiment, and are not described herein again.
In some embodiments, sensing the output current of the output stage 101 comprises:
detecting the output current of the output stage 101 when receiving the real-time frame signal;
and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times, including.
And when receiving the next frame signal, accumulating the occurrence times of the locking signal group to obtain the real-time continuous accumulation times.
Alternatively, when the output stage 101 of the level shifter receives a real-time frame signal, the current detector 103 detects the output current of the output stage 101 and sends the current information to the controller 102.
Alternatively, the output stage 101 is periodically detected and controlled for short circuits, the period includes a frame signal output period, and the controller 102 periodically detects and controls each frame signal.
Optionally, in the current frame signal, after the output stage 101 is locked by the locking signal group, when the next frame signal is received, the first counting unit of the controller 102 accumulates the occurrence number of the locking signal group to obtain a real-time continuous accumulated number, and determines whether to enter the detection of the next frame signal period by comparing the real-time continuous accumulated number with the number threshold.
Optionally, if the current frame signal and the output stage 101 do not receive the locking signal group, it indicates that the continuous accumulation of the locking signal group is finished, the real-time continuous accumulation times are cleared, and the detection of the next frame signal period is performed.
In some embodiments, the set of locked signals includes a first control signal having a first potential and a second control signal having a second potential;
the unlock signal group includes a first control signal having a second potential and a second control signal having a first potential.
Alternatively, the lock signal group controls the first switch unit 1013 and the second switch unit 1014 to the first potential, the third switch unit 1015 to the second potential, the first type tube and the second type tube are locked, the output stage 101 of the potential converter is locked, and current cannot be output to the load.
Alternatively, the unlock signal group controls the first switch unit 1013 and the second switch unit 1014 to the second potential and the third switch unit 1015 to the first potential, and the first type tube and the second type tube may operate normally according to the current frequency and output the current to the load.
Based on the same inventive concept, the present application provides a computer-readable storage medium on which a computer program is stored, and the computer program realizes the control method of the output stage 101 of the electric potential converter provided by the present application when being executed by the controller 102.
By applying the embodiment of the application, at least the following beneficial effects can be realized:
the control method for the output stage 101 of the potential converter provided by the embodiment of the application is to detect the output current of the output stage 101, and firstly determine whether the overcurrent duration time of the detected output current is less than the threshold period, and the first stage is to determine whether effective overcurrent occurs, because the current of the output stage 101 is not stable and unchangeable, the first stage avoids misjudgment that transient overcurrent generated under the unstable current condition is a short-circuit condition, the transient overcurrent occurs in a short time and can be automatically recovered, and the circuit cannot be greatly influenced, so that the output stage 101 is not required to be locked, and normal work can be continued.
Under the condition that effective overcurrent is determined to occur in the first stage, whether the effective overcurrent is generated in a short-circuit state is determined through the second stage, because some overcurrent conditions generated in the output stage 101 without short circuit can be automatically removed, namely the times of continuous occurrence of effective overcurrent do not reach a time threshold value, the overcurrent under the conditions does not need to disconnect the output stage 101, and the output stage 101 can be unlocked in the next period and then the normal operation can be resumed; however, continuous overcurrent which cannot be removed is brought when the short circuit occurs, the circuit is heated continuously, the circuit is burnt up due to the maximum temperature rise, the real-time continuous accumulated times of the locking signal group are compared with the set time threshold value through the second stage, if the effective overcurrent of the time threshold value continuously occurs, the overcurrent which cannot be removed automatically can be determined, namely, the short circuit occurs, and the output stage 101 protection circuit is disconnected in time.
Meanwhile, the control method of the output stage 101 of the potential converter provided by the embodiment of the application can effectively detect low-frequency and high-frequency currents, and can further avoid false triggering of short circuit through multi-step detection and judgment according to the frequency characteristics of the currents.
Those of skill in the art will appreciate that the various operations, methods, steps in the processes, acts, or solutions discussed in this application can be interchanged, modified, combined, or eliminated. Further, other steps, measures, or schemes in various operations, methods, or flows that have been discussed in this application can be alternated, altered, rearranged, broken down, combined, or deleted. Further, steps, measures, schemes in the prior art having various operations, methods, procedures disclosed in the present application may also be alternated, modified, rearranged, decomposed, combined, or deleted.
The terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless otherwise specified.
It should be understood that, although the steps in the flowcharts of the figures are shown in order as indicated by the arrows, the steps are not necessarily performed in order as indicated by the arrows. The steps are not performed in the exact order shown and may be performed in other orders unless explicitly stated herein. Moreover, at least a portion of the steps in the flow chart of the figure may include multiple sub-steps or multiple stages, which are not necessarily performed at the same time, but may be performed at different times, which are not necessarily performed in sequence, but may be performed alternately or alternately with other steps or at least a portion of the sub-steps or stages of other steps.
The foregoing is only a partial embodiment of the present application, and it should be noted that, for those skilled in the art, several modifications and decorations can be made without departing from the principle of the present application, and these modifications and decorations should also be regarded as the protection scope of the present application.
Claims (10)
1. A method of controlling an output stage of a potential converter, comprising:
periodically performing short circuit detection and control on the output stage, wherein one cycle of the short circuit detection and control process comprises:
detecting an output current of the output stage;
when the frequency of the output current belongs to a second frequency range, determining whether the overcurrent duration time of the output current is less than a second filtering period of a design multiple;
when the overcurrent duration of the output current is not less than the second filtering period of the design multiple, outputting a locking signal group to the output stage to lock the output stage;
accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times;
determining whether the real-time continuous accumulated times are smaller than a times threshold value; when the real-time continuous accumulated times are smaller than the time threshold, outputting an unlocking signal group to the output stage to unlock the output stage, and performing the short circuit detection and control of the next period; and when the real-time continuous accumulated times are not less than the times threshold value, determining that the output stage is short-circuited, and generating a turn-off signal group to turn off the output stage.
2. The method of claim 1, wherein determining whether the duration of the output current over-current is less than the second filtering period of the design multiple comprises:
determining whether an overcurrent duration of the output current is less than the second filtering period;
when the overcurrent duration time of the output current is not less than the second filtering time period, setting the overcurrent signal from the second potential to the first potential;
when the overcurrent signal is converted from the second potential to the first potential, accumulating the occurrence times of the first potential of the overcurrent signal to obtain the real-time accumulated times of the overcurrent signal;
and determining whether the real-time accumulated times of the overcurrent signals are smaller than a design multiple, and determining a second filtering period when the real-time accumulated times of the overcurrent signals are not smaller than the design multiple, wherein the overcurrent duration time of the output current is not smaller than the design multiple.
3. The method of claim 1, wherein detecting the output current of the output stage comprises:
detecting the output current of the output stage when receiving a real-time frame signal;
and accumulating the occurrence times of the locking signal group to obtain real-time continuous accumulation times, comprising:
and accumulating the occurrence times of the locking signal group when receiving the next frame signal to obtain the real-time continuous accumulation times.
4. The method of claim 1, wherein determining whether the overcurrent duration of the output current is less than the second filtering period of the design multiple further comprises:
and when the output current is not over-current or the over-current duration time is less than the second filtering time of the design multiple, maintaining the unlocking signal group, clearing the real-time continuous accumulated times of the occurrence times of the locking signal group, and detecting and controlling the short circuit in the next period.
5. The control method of an output stage of a potential converter according to claim 1, characterized in that;
the lock signal group includes a first control signal having a first potential and a second control signal having a second potential;
the unlock signal group includes a first control signal having a second potential and a second control signal having a first potential.
6. An overcurrent protection circuit comprises a current detector and a controller which are electrically connected, and is characterized in that;
the current detector is configured to detect the output current of the output stage of the potential converter, generate corresponding output current information and send the output current information to the controller;
the controller is configured to be electrically connected with an output stage of a potential converter, and is used for realizing a control method of the output stage of the potential converter according to any one of claims 1 to 4 according to the received output current information.
7. A potential conversion circuit, characterized by comprising an output stage of a potential converter and an overcurrent protection circuit according to any one of claims 6, which are electrically connected, and the overcurrent protection circuit is used for realizing the control method of the output stage of the potential converter according to any one of claims 1 to 4 for the output stage of the potential converter.
8. The potential conversion circuit of claim 7, wherein the output stage of the potential converter comprises:
the first end and the second end of the first output unit are respectively and electrically connected with the first potential end and the output end of the output stage;
a first end and a second end of the first switch unit are respectively and electrically connected with the first potential end and the control end of the first output unit;
the first end and the second end of the second output unit are respectively and electrically connected with the second potential end and the output end of the output stage;
a first end and a second end of the second switch unit are respectively and electrically connected with the second potential end and the control end of the second output unit;
the first end of the third switching unit is electrically connected with the input end, and the second end of the third switching unit is electrically connected with the control end of the first output unit and the control end of the second output unit.
9. The potential conversion circuit according to claim 8, wherein the overcurrent protection circuit comprises:
a controller electrically connected to control terminals of the first, second, and third switching units, for outputting a lock signal group to the output stage, including: outputting a first control signal having a first potential to the first switching unit and the second switching unit, and outputting a second control signal having a second potential to the third switching unit;
the controller is further configured to output a set of unlock signals to the output stage comprising: outputting a first control signal having a second potential to the first switching unit and the second switching unit, and outputting a second control signal having a first potential to the third switching unit.
10. A computer-readable storage medium on which a computer program is stored, the computer program, when executed by a controller, implementing a method of controlling an output stage of a potential converter according to any one of claims 1 to 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111580201.XA CN114284989B (en) | 2021-12-22 | 2021-12-22 | Potential converter, control method of output stage of potential converter and overcurrent protection circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111580201.XA CN114284989B (en) | 2021-12-22 | 2021-12-22 | Potential converter, control method of output stage of potential converter and overcurrent protection circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN114284989A CN114284989A (en) | 2022-04-05 |
CN114284989B true CN114284989B (en) | 2023-03-24 |
Family
ID=80873732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111580201.XA Active CN114284989B (en) | 2021-12-22 | 2021-12-22 | Potential converter, control method of output stage of potential converter and overcurrent protection circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114284989B (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100566395B1 (en) * | 2003-12-17 | 2006-03-31 | 삼성전자주식회사 | Level shifter and method of shifting a level using the same |
CN107508252A (en) * | 2017-09-20 | 2017-12-22 | 深圳市华星光电技术有限公司 | A kind of current foldback circuit and display panel |
US11175318B2 (en) * | 2019-08-28 | 2021-11-16 | Novatek Microelectronics Corp. | Overcurrent detector for a multi-channel level shifter module |
-
2021
- 2021-12-22 CN CN202111580201.XA patent/CN114284989B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN114284989A (en) | 2022-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101599701B (en) | Switching power supply with fault protection function and control method thereof | |
CN102263402B (en) | Over-current protection circuit and over-current protection method for DC power supply | |
EP3065281A1 (en) | Switched power converter with dual mode PWM / COT control | |
EP2219205B1 (en) | A power supply device for plasma processing | |
CN213817224U (en) | Power supply protection circuit and circuit system | |
CN114284989B (en) | Potential converter, control method of output stage of potential converter and overcurrent protection circuit | |
CN108923376A (en) | Self-recoverable overcurrent turn-off protection method and circuit | |
CN111682762B (en) | Sampling circuit, sampling control method and power supply equipment | |
CN107947586B (en) | Switching power supply quick response control circuit and control method | |
JP2007325459A (en) | Power supply unit | |
EP1889365A2 (en) | Method for current protection of a power switch and apparatus for implementing same | |
CA1096029A (en) | Control circuit for temporarily and permanently energizing the contacts of a d.c. contactor | |
CN109274073B (en) | Short-circuit protection circuit and switch converter using same | |
US11984881B2 (en) | Thyristor circuit and thyristor protection method | |
CN110890738A (en) | Charging interface overcurrent turn-off protection circuit | |
CN111668813A (en) | Overvoltage protection circuit and overvoltage protection method of switching power supply and switching power supply | |
CN104767172A (en) | Earth leakage circuit breaker | |
JP2001245438A (en) | Battery charger | |
JP4585792B2 (en) | High voltage pulse generator | |
CN104167711A (en) | Self-reset-type delay lock protection device | |
CN104836192B (en) | Input short protection circuit for PWM type audio frequency power amplifier | |
JP2018068002A (en) | Dc-dc converter | |
CN114583929A (en) | Overcurrent protection circuit and overcurrent protection method of DC power supply | |
CN113488975B (en) | Output short-circuit protection method, power management chip and switching power supply | |
WO2020204807A1 (en) | Circuit breaker for breaking an electrical circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant after: Beijing ESWIN Computing Technology Co.,Ltd. Address before: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant before: Beijing yisiwei Computing Technology Co.,Ltd. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |