CN114270330A - 数据传输电路及方法、核、芯片、电子设备及存储介质 - Google Patents
数据传输电路及方法、核、芯片、电子设备及存储介质 Download PDFInfo
- Publication number
- CN114270330A CN114270330A CN201980098177.0A CN201980098177A CN114270330A CN 114270330 A CN114270330 A CN 114270330A CN 201980098177 A CN201980098177 A CN 201980098177A CN 114270330 A CN114270330 A CN 114270330A
- Authority
- CN
- China
- Prior art keywords
- unit
- data packet
- original
- subunit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17306—Intercommunication techniques
- G06F15/17318—Parallel communications techniques, e.g. gather, scatter, reduce, roadcast, multicast, all to all
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/30—Peripheral units, e.g. input or output ports
- H04L49/3063—Pipelined operation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/22—Parsing or analysis of headers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2212/00—Encapsulation of packets
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
一种数据传输电路及方法、核、多核结构芯片、电子设备及存储介质。数据传输电路,包括接收单元、控制单元、查找表单元和选择单元;接收单元,用于接收来自Fabric的原数据包;控制单元,用于根据原控制位确定原数据包是否需要接力中转,响应于所述原数据包需要接力中转,所述控制单元用于控制所述选择单元的第一输入端有效,所述选择单元用于将新数据包经由所述第一输入端发送至所述Fabric;其中,所述新数据包包括:所述原数据,以及所述查找表单元根据原索引获取的新包头。该数据传输电路能够有效降低多核之间数据传输的功耗。
Description
PCT国内申请,说明书已公开。
Claims (16)
- PCT国内申请,权利要求书已公开。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2019/102374 WO2021035454A1 (zh) | 2019-08-24 | 2019-08-24 | 数据传输电路及方法、核、芯片、电子设备及存储介质 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114270330A true CN114270330A (zh) | 2022-04-01 |
Family
ID=74684333
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201980098177.0A Pending CN114270330A (zh) | 2019-08-24 | 2019-08-24 | 数据传输电路及方法、核、芯片、电子设备及存储介质 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20220150168A1 (zh) |
EP (1) | EP3989077A4 (zh) |
CN (1) | CN114270330A (zh) |
WO (1) | WO2021035454A1 (zh) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10216692B2 (en) * | 2009-06-17 | 2019-02-26 | Massively Parallel Technologies, Inc. | Multi-core parallel processing system |
CN101957808B (zh) * | 2010-06-04 | 2013-02-13 | 杭州海康威视数字技术股份有限公司 | 多cpu间的通信方法、系统及cpu |
CN101996087B (zh) * | 2010-12-02 | 2013-12-04 | 北京星河亮点技术股份有限公司 | 多核处理器阵列程序的动态加载方法 |
CN102096654B (zh) * | 2011-01-28 | 2013-09-18 | 深圳市普联技术有限公司 | 一种cpu之间的数据通信方法、系统及处理器 |
US9054998B2 (en) * | 2013-02-06 | 2015-06-09 | Freescale Semiconductor, Inc. | System and method for maintaining packet order in an ordered data stream |
US9553853B2 (en) * | 2014-12-23 | 2017-01-24 | Intel Corporation | Techniques for load balancing in a packet distribution system |
CN106254254B (zh) * | 2016-09-19 | 2020-05-26 | 复旦大学 | 一种基于Mesh拓扑结构的片上网络通信方法 |
-
2019
- 2019-08-24 EP EP19942732.9A patent/EP3989077A4/en active Pending
- 2019-08-24 WO PCT/CN2019/102374 patent/WO2021035454A1/zh unknown
- 2019-08-24 CN CN201980098177.0A patent/CN114270330A/zh active Pending
-
2022
- 2022-01-28 US US17/587,778 patent/US20220150168A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
WO2021035454A1 (zh) | 2021-03-04 |
EP3989077A1 (en) | 2022-04-27 |
EP3989077A4 (en) | 2022-06-29 |
US20220150168A1 (en) | 2022-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10838891B2 (en) | Arbitrating portions of transactions over virtual channels associated with an interconnect | |
US9294403B2 (en) | Mechanism to control resource utilization with adaptive routing | |
CN101488922B (zh) | 具备自适应路由能力的片上网络路由器及其实现方法 | |
US8473818B2 (en) | Reliable communications in on-chip networks | |
US8751655B2 (en) | Collective acceleration unit tree structure | |
WO2019177702A1 (en) | Communicating packets in a mesh network | |
US10805392B2 (en) | Distributed gather/scatter operations across a network of memory nodes | |
US8477777B2 (en) | Bridge apparatus and communication method | |
CN101986271A (zh) | 调度tcam查询和刷新消息的方法和装置 | |
CN104320341A (zh) | 路由自适应异步2D-Torus片上网络及其设计方法 | |
US9900260B2 (en) | Efficient support for variable width data channels in an interconnect network | |
CN106951390A (zh) | 一种可降低跨节点访存延时的numa系统构建方法 | |
KR20240004315A (ko) | Smartnic들 내의 네트워크 연결형 mpi 프로세싱 아키텍처 | |
CN102013984B (zh) | 二维网状片上网络系统 | |
CN114270330A (zh) | 数据传输电路及方法、核、芯片、电子设备及存储介质 | |
CN112433962A (zh) | 数据传输电路及方法、核、芯片、电子设备及存储介质 | |
CN104486040A (zh) | 基于缓存管理的高效编码感知路由方法 | |
US10042766B1 (en) | Data processing apparatus with snoop request address alignment and snoop response time alignment | |
CN117716677A (zh) | 基于网络接口设备的计算 | |
WO2021097628A1 (zh) | 路径选择的方法和ble设备 | |
CN109643301B (zh) | 多核芯片数据总线布线结构和数据发送的方法 | |
CN112437032B (zh) | 数据收发装置及方法、存储介质和电子设备 | |
CN114095289B (zh) | 数据多播电路、方法、电子设备及计算机可读存储介质 | |
CN115225694B (zh) | 数据流传输方法、装置、设备和介质 | |
US9336172B2 (en) | Parallel computer system, data transfer device, and method for controlling parallel computer system for performing arbitration |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |