CN114239838A - Superconducting quantum computing chip layout generation method and device - Google Patents

Superconducting quantum computing chip layout generation method and device Download PDF

Info

Publication number
CN114239838A
CN114239838A CN202111574598.1A CN202111574598A CN114239838A CN 114239838 A CN114239838 A CN 114239838A CN 202111574598 A CN202111574598 A CN 202111574598A CN 114239838 A CN114239838 A CN 114239838A
Authority
CN
China
Prior art keywords
chip
layout
quantum
preset
quantum chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111574598.1A
Other languages
Chinese (zh)
Inventor
于晓艳
王浩东
齐在栋
刘强
罗清彩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Inspur Scientific Research Institute Co Ltd
Original Assignee
Shandong Inspur Scientific Research Institute Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Inspur Scientific Research Institute Co Ltd filed Critical Shandong Inspur Scientific Research Institute Co Ltd
Priority to CN202111574598.1A priority Critical patent/CN114239838A/en
Publication of CN114239838A publication Critical patent/CN114239838A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N10/00Quantum computing, i.e. information processing based on quantum-mechanical phenomena

Abstract

The application provides a superconducting quantum computing chip layout generation method and device, and belongs to the technical field of quantum computing. The method determines device attributes of a plurality of preset quantum chip devices through a first signal generated based on user operation. The preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position. And determining the layout of the chip to be determined according to the attributes of the devices. The chip layout to be determined is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip. And generating a superconducting quantum computing chip layout based on each preset quantum chip device in the chip layout to be determined.

Description

Superconducting quantum computing chip layout generation method and device
Technical Field
The application relates to the technical field of quantum computing, in particular to a method and equipment for generating a superconducting quantum computing chip layout.
Background
The research and development environment of the quantum computing technology is becoming thicker, and the demand of research and development tools for quantum computing is more professional and exuberant. At present, most of layout design tools for quantum computing are commercialized software, and are integrated with multiple functions so as to meet the universality function of the software, and the use cost of the software is high.
Moreover, the current quantum computing researchers are more talents who are the background of the physics major, and in order to build the quantum chip layout, the researchers need to consume a lot of energy to learn the computer language required by the layout design tool, and consume talent resources.
Disclosure of Invention
The embodiment of the application provides a superconducting quantum computing chip layout generation method and device, which are used for solving the problems in the prior art that: the use cost of the layout design tool for quantum computing is high, the quantum chip layout is built, and scientific research personnel need to consume a great deal of energy to learn the computer language required by the layout design tool and consume talent resources.
In one aspect, the application provides a superconducting quantum computing chip layout generation method, which includes:
and determining the device attributes of a plurality of preset quantum chip devices based on the first signals generated by user operation. The preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position. And determining the layout of the chip to be determined according to the attributes of the devices. The chip layout to be determined is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip. And generating a superconducting quantum computing chip layout based on each preset quantum chip device in the chip layout to be determined.
In one implementation manner of the present application, a packaged quantum chip device is generated based on an operation of a user on an opencascode on a graphical user interface. And sending the packaging information of the packaged quantum chip device to a device database associated with the graphical user interface so as to store the packaging information of the packaged quantum chip device in the device database. Wherein, the packaging information at least comprises a device name and a device graph.
In one implementation of the present application, a device database is determined based on the first signal. It is determined whether a packaged quantum chip device matching the first signal is present in the device database. And if so, adding the packaged quantum chip device to the device layout layer. And taking the packaged quantum chip device added to the device layout layer as a preset quantum chip device so as to determine the device attribute of the preset quantum chip device.
In an implementation manner of the present application, in a device database, in a case where there is no packaged quantum chip device matching the first signal, device creation information is generated, and the device creation information is sent to a user terminal. And displaying a corresponding generation interface of the opencascade based on the feedback information of the user terminal so as to determine a newly-built quantum chip device corresponding to the device creation information according to the operation of the user on the user terminal. And updating the newly-built quantum chip device to a device database, and taking the newly-built quantum chip device as a preset quantum chip device to determine the device attribute of the preset quantum chip device.
In an implementation manner of the present application, boolean operations are performed on each preset quantum chip device in a to-be-determined chip layout. And taking the undetermined chip layout after Boolean operation as a superconducting quantum computing chip layout.
In an implementation manner of the present application, a preset quantum chip device is established at a device position corresponding to a device layout layer according to attributes of each device. And generating size information of the preset quantum chip device, and sending the size information to the user terminal. And adjusting the device size of the preset quantum chip device based on size input information from the user terminal so that the device size meets the preset requirement. Wherein the preset requirements are determined based on the size input information. And determining the layout of the chip to be determined under the condition that the size of the device meets the preset requirement.
In one implementation of the present application, a second signal is received. And determining a device layout layer of the superconducting quantum computing chip according to the second signal.
In one implementation of the present application, the presetting of the quantum chip device at least includes: josephson junctions, XMON qubits, resonators, flux bias lines, microwave control lines, electrodes.
In one implementation of the application, the application installation software calls engineering creation, code editing, compiling and linking, integrated debugging and running and packing each functional module to complete functional module integration and generate an executable superconducting quantum computing chip layout.
On the other hand, the embodiment of the present application further provides a superconducting quantum computing chip layout generating device, including:
at least one processor; and a memory communicatively coupled to the at least one processor. Wherein the memory stores instructions executable by the at least one processor to cause the at least one processor to:
and determining the device attributes of a plurality of preset quantum chip devices based on the first signals generated by user operation. The preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position. And determining the layout of the chip to be determined according to the attributes of the devices. The chip layout to be determined is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip. And generating a superconducting quantum computing chip layout based on each preset quantum chip device in the chip layout to be determined.
By means of the scheme, code input operation of scientific research personnel can be saved, complexity of building the superconducting quantum computing chip layout is reduced, the scientific research personnel do not need to spend a great deal of effort on learning computer languages required by the layout design tool, the use cost of the layout design tool is reduced, and unnecessary waste of talent resources is avoided.
Drawings
The accompanying drawings, which are included to provide a further understanding of the application and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the application and together with the description serve to explain the application and not to limit the application. In the drawings:
fig. 1 is a schematic structural diagram of superconducting quantum computing chip layout design tool software of a superconducting quantum computing chip layout generation method according to an embodiment of the present application;
FIG. 2 is a schematic flow chart of a layout generation method for a superconducting quantum computing chip according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a layout generation method for a superconducting quantum computing chip according to an embodiment of the present application;
fig. 4 is another schematic flow chart of a superconducting quantum computing chip layout generating method according to an embodiment of the present application;
fig. 5 is a schematic flow chart of a superconducting quantum computing chip layout generating method according to an embodiment of the present application;
fig. 6 is a schematic structural diagram of a superconducting quantum computing chip layout generating device in an embodiment of the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the technical solutions of the present application will be described in detail and completely with reference to the following specific embodiments of the present application and the accompanying drawings. It should be apparent that the described embodiments are only some of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
At present, scientific research personnel need to rely on a chip layout design tool to carry out the work of manufacturing a chip layout, and because the superconducting quantum chip is a superconducting circuit physical system based on a Josephson junction, the preparation process of the superconducting quantum chip has stronger compatibility with the existing semiconductor micromachining process, the research personnel can also design the superconducting quantum computing chip layout through the traditional chip layout design tool.
However, most of the existing chip layout design tools are still commercialized software, which is high in cost, and most of the existing chip layout design tools are used by adopting computer languages, so that the existing chip layout design tools are not friendly to scientific research personnel in the background of physical professions. Moreover, if the scientific research personnel use different layout design tools, the computer languages of the layout design tools may not be uniform, which may cause troubles for subsequent research and development.
Based on this, the embodiment of the application provides a superconducting quantum computing chip layout generation method and device, which are used for reducing the high use cost of the layout design tool for current quantum computing, and solving the technical problems that a great deal of effort is required for scientific researchers to learn the computer language required by the layout design tool and talent resources are consumed when a quantum chip layout is built.
Various embodiments of the present application are described in detail below with reference to the accompanying drawings.
The superconducting quantum computing chip layout generating method is realized by developing an Open Computer Aided Software for Computer Aided Design and Engineering, a graphical user interface and a database such as MySQL, as shown in FIG. 1, and FIG. 1 is a structural schematic diagram of superconducting quantum computing chip layout Design tool Software corresponding to the superconducting quantum computing chip layout generating method, wherein interface interactive operation is realized by reconstructing an application development framework Qt and associating opencast with the database. The opencasting includes a Data Visualization module realized by Visualization, a Data creation module composed of Data Modeling (Modeling Data) and Modeling Algorithm (Modeling Algorithm), and a basic quantum device library including a josephson junction, XMON qubits, a resonator, a flux bias line, a microwave control line, an electrode, and other packaged quantum chip devices.
The embodiment of the application provides a superconducting quantum computing chip layout generation method, as shown in fig. 2, the method may include steps S201 to S203, and the embodiment of the application specifically includes the following steps:
s201, the server determines device attributes of a plurality of preset quantum chip devices based on a first signal generated by user operation.
The preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position.
It should be noted that the server is only exemplary to exist as an execution subject of the superconducting quantum computing chip layout generating method, and the execution subject is not limited to the server, which is not specifically limited in this application.
In the embodiment of the application, a user can generate a first signal by operating the user terminal, for example, the user drags a control on a display interface of the user terminal, and the control is used for controlling the generation or calling of the preset quantum chip device. The user operation may also be that the user inputs a text or an instruction on the display interface, and the first signal is generated according to the text or the instruction. In addition, the present application is not limited to a specific type or implementation of the user operation. Presetting a quantum chip device at least comprises: josephson junctions, XMON qubits, resonators, flux bias lines, microwave control lines, electrodes.
The user terminal may be a mobile phone, a notebook computer, a desktop computer, or other terminal devices, which is not specifically limited in this application.
In this embodiment of the present application, before the server determines device attributes of a plurality of preset quantum chip devices based on a first signal generated by a user operation, the method further includes:
firstly, a server generates a packaged quantum chip device based on the operation of a user on opencascade on a graphical user interface.
The user can make the packaged quantum chip device meeting the requirements on a graphical user interface according to the functions of two-dimensional and three-dimensional modeling, Boolean operation, visualization and the like provided by opencascade, and the packaged quantum chip device comprises but is not limited to: the quantum chip device comprises a Josephson junction, an XMON qubit, a resonator, a magnetic flux bias line, a microwave control line, an electrode and other basic quantum devices, and the packaged quantum chip device can also be a quantum chip device added by a user in the actual use process.
The graphical user interface may include basic functions of files, editing, viewing, displaying, tools, adding files, and the like, and further include functions of layer setting, parameter setting, graph creation (such as line segment, circle, rectangle, circle, arc, and the like), graph modification (such as selection, copy, move, delete, rotation, mirror image, and the like), boolean fusion, and the like, so as to complete the geometry creation, modification, and boolean operations according to user operations.
Then, the server sends the packaging information of the packaged quantum chip device to a device database associated with the graphical user interface so as to store the packaging information of the packaged quantum chip device in the device database.
Wherein, the packaging information at least comprises a device name and a device graph.
In this embodiment of the present application, after the packaged quantum chip device is generated, the server may determine a device name, such as A, B, of the packaged quantum chip device and a device graph of the packaged quantum chip device, and the server sends the device name, the device image, and the like to the device database, where the device database may be a MySQL database.
Through the scheme, the current chip layout design tool is not needed, the cost is saved, scientific research personnel do not need to consume a great deal of energy to learn computer languages, and the scientific research result output time of the scientific research personnel is saved.
In an embodiment of the present application, the operation of storing the package information of the packaged quantum chip device in the device database may be an embodiment of creating application installation software of superconducting quantum computing chip layout design tool software for a superconducting quantum computing chip layout method.
After storing the packaging information for packaging the quantum chip device in the device database, the server may: and calling engineering creation, code editing, compiling and linking, integrated debugging and running and packing each functional module to complete functional module integration and generate executable application installation software of the superconducting quantum computing chip layout.
By the scheme, the application installation software for generating the superconducting quantum computing chip layout can be established as shown in fig. 1, the superconducting quantum computing chip layout design tool software corresponding to the application installation software can save the use cost of the current commercialized chip layout design tool, the computer language required by the tool does not need to be learned, and the generation efficiency of the quantum computing chip layout is improved. Moreover, the superconducting quantum computing chip layout design tool software established by the scheme realizes the encapsulation quantum chip device which is specialized and miniaturized, has friendly user interface interaction and integrates the superconducting quantum computing chip, has high software cost performance, can improve the use efficiency of scientific researchers, and can improve the use experience of the scientific researchers.
In this embodiment of the present application, the server determines device attributes of a plurality of preset quantum chip devices based on a first signal generated by a user operation, and specifically includes:
first, the server determines a device database based on the first signal.
After the server receives the first signal sent by the user terminal, the first signal is analyzed, and after the first signal is determined to be a signal using a preset quantum chip device, a device database can be determined so as to use the preset quantum chip device in the device database to generate the superconducting quantum computing chip layout.
Next, the server determines whether a packaged quantum chip device matching the first signal is present in the device database.
In this embodiment of the application, the first signal may be a graphic data signal or a text data signal, and the first signal may include preset quantum chip device information to be used by a user, for example, a device name and a device graphic of a preset quantum chip device.
And then, the server adds the packaged quantum chip device to the device layout layer under the condition that the packaged quantum chip device matched with the first signal exists in the device database.
In the embodiment of the application, the device layout layer is determined by executing the following method:
and the server receives the second signal and determines a device layout layer of the superconducting quantum computing chip according to the second signal.
For example, after the user opens the graphical user interface, the graphical user interface displays a control for creating the device layout layer, and the user clicks the control to generate a second signal to create the device layout layer.
And finally, the server takes the packaged quantum chip device added to the device layout layer as a preset quantum chip device so as to determine the device attribute of the preset quantum chip device.
In this embodiment of the application, the server may add a plurality of each packaged quantum chip device to the device layout layer according to the first signal of the user, and use the packaged quantum chip device on the device layout layer as the preset quantum chip device. The user can move the preset quantum chip device, select the direction and the like on the interface, and after the preset quantum chip device is operated, the server can determine the device name, the device function, the device position and the like of the preset quantum chip device.
In one embodiment of the application, the server, in determining that there is no packaged quantum chip device in the device database that matches the first signal, may perform the following method:
firstly, the server generates device creation information under the condition that the packaged quantum chip device matched with the first signal does not exist in the device database, and sends the device creation information to the user terminal.
In this embodiment, the server may generate device creation information, for example, the text "whether to create a quantum device", and send the device creation information to the user terminal, or convert the brightness state of the graphic creation control in the user interface into a highlight state.
And then, the server displays a corresponding generation interface of the opencascode based on the feedback information of the user terminal so as to determine a newly-built quantum chip device corresponding to the device creation information according to the operation of the user on the user terminal.
The user can feed back the device creation information through an operation interface of the user terminal, such as a touch screen and a keyboard, and the user terminal sends the feedback information to the server, so that a corresponding generation interface of opencascade is displayed on a display interface of the user terminal, and the generation interface is contained in the graphical user interface. The generation interface is used for calling corresponding functions in opencascade, such as visualization, modeling and simulation functions. The server generates a plurality of line segments, circles and rectangles according to user operation, such as sliding or clicking or dragging a plurality of graphic controls on an interface, and performs operations of selection, copying and the like to establish a newly-built quantum chip device.
And finally, the server updates the newly-built quantum chip device to a device database, and takes the newly-built quantum chip device as a preset quantum chip device so as to determine the device attribute of the preset quantum chip device.
In this embodiment of the application, after the user completes the new quantum chip device, the server may update the new quantum chip device to the device database according to a completion operation instruction of the user, and use the new quantum chip device as a preset quantum chip device to determine a device attribute of the preset quantum chip device.
In an embodiment of the present application, a user may also choose not to update the newly-built quantum chip device to the device database, or whether to update the newly-built quantum chip device to the device database, and the user may choose in the actual use process.
S202, the server determines the layout of the chip to be determined according to the attributes of the devices.
The chip layout to be determined is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip.
In the embodiment of the present application, the server determines, according to the attribute of each device, a layout of the to-be-determined chip, which specifically includes:
firstly, the server establishes a preset quantum chip device at a device position corresponding to a device layout layer according to the attribute of each device.
In this embodiment of the present application, the server may determine, according to an operation of a user on a graphical user interface of the user terminal, a packaged quantum chip device selected by the user or a newly-built quantum chip device, and according to device attributes, such as: the method comprises the steps of establishing a preset quantum chip device at the device position of a device layout layer according to the device name, the device function and the device position. For example, the device layout layer uses a plane central point as an origin to establish a plane coordinate system, and if the predetermined quantum chip device is located in a quadrilateral region, the device position coordinates are (x1, y1) (x2, y2) (x3, y3) (x4, y4), where the four position coordinates are respectively the region corner coordinates of the quadrilateral region of the predetermined quantum chip device 301, as shown in fig. 3.
And then, the server generates size information of the preset quantum chip device and sends the size information to the user terminal.
In this embodiment, the size information may be text prompt information, for example: please set the length-width-height ratio of the device, for example: please drag the size setting control to adjust the size of the device.
Then, the server adjusts the device size of the preset quantum chip device based on the size input information from the user terminal so that the device size meets the preset requirement.
Wherein the preset requirements are determined based on the size input information.
In the embodiment of the application, a user can input a message such as "long: the size input information of 20 mm and 20 mm wide can also be generated by dragging the size setting control through the user terminal. The preset requirement is only the device size contained in the size input information.
And finally, the server determines the layout of the chip to be determined under the condition that the size of the device meets the preset requirement.
In the embodiment of the application, if the device size of each preset quantum chip device in the device layout layer meets the preset requirement, the server determines the device layout layer including each preset quantum chip device as the undetermined chip layout.
By the scheme, the device size of the preset quantum chip device in the superconducting quantum computing chip layout can be adjusted to be the preset requirement, the use requirement of scientific research personnel is met, and the scientific research result output efficiency of the scientific research personnel is improved.
S203, the server generates a superconducting quantum computing chip layout based on each preset quantum chip device in the pending chip layout.
In this embodiment of the present application, generating a superconducting quantum computing chip layout based on each preset quantum chip device in a pending chip layout specifically includes:
firstly, the server carries out Boolean operation on each preset quantum chip device in a to-be-determined chip layout.
In the embodiment of the application, a user can connect the preset quantum chip devices through boolean operation and combine the preset quantum chip devices.
And then, the server takes the Boolean-operated undetermined chip layout as a superconducting quantum computing chip layout.
According to the scheme, superconducting quantum computing chip layout design tool software with low cost can be generated, and meanwhile, when a scientific research worker builds a quantum chip layout, the scientific research worker does not need to consume a great deal of energy to learn computer languages required by the layout design tool, so that the waste of scientific research talent resources is avoided.
Fig. 4 is a schematic flow chart of layout generation of a superconducting quantum computing chip in the embodiment of the present application, and as shown in fig. 4, the method includes the following steps:
s401, starting superconducting quantum computing chip layout design tool software based on user operation.
S402, creating a superconducting quantum computing chip layout design project.
And S403, creating and activating a device layout layer.
And S404, adding each preset quantum chip device to the device layout layer.
And S405, laying out preset quantum chip devices.
And S406, connecting the preset quantum chip devices based on Boolean operation, and combining the preset quantum chip devices.
And S407, completing the design of the superconducting quantum computing chip layout.
Fig. 5 is a schematic flowchart of the process for generating superconducting quantum computing chip layout design tool software in the embodiment of the present application, and as shown in fig. 5, the process includes the following steps:
s501, compiling the downloaded opencascade source code in the visual studio 2017 development environment.
S502, importing an opencascade library file to complete the configuration of the related environment.
In the embodiment of the application, before the opencascade is used, the opencascade source code which is compiled and downloaded can be generated under the development environment of the visual studio 2017, and the dll dynamic library file and the lib static library file are stored in the lib and bind directories of the visual studio 2017. And setting a path of a project, a development environment, a header file and the like, and introducing the opencascode library file.
And S503, reconstructing the Qt open source software, and associating the Qt open source software with opencascade and MySQL databases to complete graphical user interface development.
S504, establishing the superconducting quantum chip device based on the geometrical entity and the data entity of the opencascade.
Wherein, the created superconducting quantum chip device can be stored in MySQL.
And S505, developing a quantum device packaging library and packaging a superconducting quantum chip device.
S506, integrating debugging and running and packing each functional module to complete functional module integration and generate executable application installation software.
Fig. 6 is a schematic structural diagram of a superconducting quantum computing chip layout generating device in an embodiment of the present application, and as shown in fig. 6, the device includes:
at least one processor; and a memory communicatively coupled to the at least one processor. Wherein the memory stores instructions executable by the at least one processor to cause the at least one processor to:
and determining the device attributes of a plurality of preset quantum chip devices based on the first signals generated by user operation. The preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position. And determining the layout of the chip to be determined according to the attributes of the devices. The chip layout to be determined is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip. And generating a superconducting quantum computing chip layout based on each preset quantum chip device in the chip layout to be determined.
The embodiments in the present application are described in a progressive manner, and the same and similar parts among the embodiments can be referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the apparatus embodiment, since it is substantially similar to the method embodiment, the description is relatively simple, and for the relevant points, reference may be made to the partial description of the method embodiment.
The devices and the methods provided by the embodiment of the application are in one-to-one correspondence, so the devices also have beneficial technical effects similar to the corresponding methods.
It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The above description is only an example of the present application and is not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the scope of the claims of the present application.

Claims (10)

1. A superconducting quantum computing chip layout generation method is characterized by comprising the following steps:
determining device attributes of a plurality of preset quantum chip devices based on a first signal generated by user operation; the preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position;
determining a layout of a to-be-determined chip according to the attributes of each device; the to-be-determined chip layout is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip;
and generating a superconducting quantum computing chip layout based on each preset quantum chip device in the undetermined chip layout.
2. The method of claim 1, wherein before determining the device properties of the plurality of predetermined quantum chip devices based on the first signal generated by the user operation, the method further comprises:
generating a packaged quantum chip device based on the operation of a user on the opencascode on a graphical user interface;
sending the packaging information of the packaged quantum chip device to a device database associated with the graphical user interface so as to store the packaging information of the packaged quantum chip device in the device database; wherein, the packaging information at least comprises a device name and a device graph.
3. The method of claim 1, wherein determining device attributes of the predetermined quantum chip device based on the first signal generated by the user operation comprises:
determining a device database according to the first signal;
determining whether the packaged quantum chip device matching the first signal is present in the device database;
if the device layout layer exists, adding the packaged quantum chip device to the device layout layer;
and taking the packaged quantum chip device added to the device layout layer as the preset quantum chip device so as to determine the device attribute of the preset quantum chip device.
4. The method of claim 3, further comprising:
generating device creation information under the condition that the packaged quantum chip device matched with the first signal does not exist in the device database, and sending the device creation information to a user terminal;
displaying a corresponding generation interface of the opencascode based on the feedback information of the user terminal so as to determine a newly-built quantum chip device corresponding to the device creation information according to the operation of a user on the user terminal;
and updating the newly-built quantum chip device to the device database, and taking the newly-built quantum chip device as the preset quantum chip device to determine the device attribute of the preset quantum chip device.
5. The method according to claim 1, wherein generating a superconducting quantum computing chip layout based on each of the preset quantum chip devices in the to-be-determined chip layout specifically comprises:
performing Boolean operation on each preset quantum chip device in the to-be-determined chip layout;
and taking the chip layout to be determined after the Boolean operation as the superconducting quantum computing chip layout.
6. The method according to claim 1, wherein determining a layout of a chip to be determined according to the device attributes specifically comprises:
establishing the preset quantum chip device at the device position corresponding to the device layout layer according to the device attributes;
generating size information of the preset quantum chip device, and sending the size information to a user terminal;
adjusting the device size of the preset quantum chip device based on size input information from the user terminal so that the device size meets preset requirements; wherein the preset requirement is determined according to the size input information;
and determining the layout of the chip to be determined under the condition that the size of the device meets the preset requirement.
7. The method of claim 1, wherein before determining the device properties of the plurality of predetermined quantum chip devices based on the first signal generated by the user operation, the method further comprises:
receiving a second signal;
and determining the device layout layer of the superconducting quantum computing chip according to the second signal.
8. The method of claim 1, wherein the predetermined quantum chip device comprises at least: josephson junctions, XMON qubits, resonators, flux bias lines, microwave control lines, electrodes.
9. The method of claim 2, wherein storing the packaging information of the packaged quantum chip device after the device database, the method further comprises:
and calling engineering creation, code editing, compiling and linking, integrated debugging and running and packing each functional module to complete functional module integration and generate executable application installation software of the superconducting quantum computing chip layout.
10. A superconducting quantum computing chip layout generating apparatus, comprising:
at least one processor; and the number of the first and second groups,
a memory communicatively coupled to the at least one processor; wherein the content of the first and second substances,
the memory stores instructions executable by the at least one processor to enable the at least one processor to:
determining device attributes of a plurality of preset quantum chip devices based on a first signal generated by user operation; the preset quantum chip device is generated by developing a two-dimensional and three-dimensional geometric modeling application opencascade, and the device attributes at least comprise a device name, a device function and a device position;
determining a layout of a to-be-determined chip according to the attributes of each device; the to-be-determined chip layout is obtained by adding each preset quantum chip device to a device layout layer, and the device layout layer is a device layout layer of a pre-established superconducting quantum computing chip;
and generating a superconducting quantum computing chip layout based on each preset quantum chip device in the undetermined chip layout.
CN202111574598.1A 2021-12-21 2021-12-21 Superconducting quantum computing chip layout generation method and device Pending CN114239838A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111574598.1A CN114239838A (en) 2021-12-21 2021-12-21 Superconducting quantum computing chip layout generation method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111574598.1A CN114239838A (en) 2021-12-21 2021-12-21 Superconducting quantum computing chip layout generation method and device

Publications (1)

Publication Number Publication Date
CN114239838A true CN114239838A (en) 2022-03-25

Family

ID=80760666

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111574598.1A Pending CN114239838A (en) 2021-12-21 2021-12-21 Superconducting quantum computing chip layout generation method and device

Country Status (1)

Country Link
CN (1) CN114239838A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115017859A (en) * 2022-07-26 2022-09-06 阿里巴巴达摩院(杭州)科技有限公司 Layout generation method and device, computer readable storage medium and computer equipment
CN115496028A (en) * 2022-09-23 2022-12-20 北京百度网讯科技有限公司 Size information output method and device and electronic equipment
CN115659893A (en) * 2022-10-31 2023-01-31 北京百度网讯科技有限公司 Layout information output method and device of filter in superconducting quantum chip
CN117034848A (en) * 2023-10-09 2023-11-10 苏州元脑智能科技有限公司 Method and device for constructing chip design tool, storage medium and electronic device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115017859A (en) * 2022-07-26 2022-09-06 阿里巴巴达摩院(杭州)科技有限公司 Layout generation method and device, computer readable storage medium and computer equipment
CN115496028A (en) * 2022-09-23 2022-12-20 北京百度网讯科技有限公司 Size information output method and device and electronic equipment
CN115659893A (en) * 2022-10-31 2023-01-31 北京百度网讯科技有限公司 Layout information output method and device of filter in superconducting quantum chip
CN115659893B (en) * 2022-10-31 2023-06-27 北京百度网讯科技有限公司 Layout information output method and device for filter in superconducting quantum chip
CN117034848A (en) * 2023-10-09 2023-11-10 苏州元脑智能科技有限公司 Method and device for constructing chip design tool, storage medium and electronic device
CN117034848B (en) * 2023-10-09 2024-02-02 苏州元脑智能科技有限公司 Method and device for constructing chip design tool, storage medium and electronic device

Similar Documents

Publication Publication Date Title
CN114239838A (en) Superconducting quantum computing chip layout generation method and device
US9892531B2 (en) Chart data-binding design time user experience with dynamic sample generation
US7096454B2 (en) Method for gesture based modeling
CN111708801A (en) Report generation method and device and electronic equipment
KR101798149B1 (en) Chart visualization method by selecting some areas of the data table
CN113010612B (en) Visual construction method, query method and device for graph data
CN104504171B (en) A kind of modeling method based on unified Modeling environment
CN104503737B (en) A kind of unified Modeling platform
JP2021068415A (en) Code execution method, device, rendering device, storage medium, and program
JP2002015333A (en) Multimedia authoring tool and recording medium with authoring program recorded on it
US9177452B1 (en) User interface for a modeling environment
Annighoefer et al. Open source domain-specific model interface and tool frameworks for a digital avionics systems development process
CN113961080B (en) Three-dimensional modeling software framework based on gesture interaction and design method
JPH04348428A (en) Design back-up method
CN116415321A (en) Cloud CAD processing system and construction method thereof
CN116775174A (en) Processing method, device, equipment and medium based on user interface frame
CN111897530B (en) UI system and method based on UE4 platform
Bettig et al. An object-oriented program shell for integrating CAD software tools
CN116643745A (en) Code development method, device and equipment
CN111984113A (en) Text editing method and device and electronic equipment
US11907503B2 (en) Switching display of page between a window of a graphical user interface and an independent child window
US6369829B1 (en) Constructive systems for objects in a computer-implemented graphics system
CN112817508B (en) Method, device and equipment for managing gesture control instruction of resource material
CN104461253A (en) Interface display system and method and device
CN115100311A (en) Configuration picture generation method, terminal device and computer readable storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination