CN114204950B - High-performance broadband microwave receiving channel - Google Patents
High-performance broadband microwave receiving channel Download PDFInfo
- Publication number
- CN114204950B CN114204950B CN202111449930.1A CN202111449930A CN114204950B CN 114204950 B CN114204950 B CN 114204950B CN 202111449930 A CN202111449930 A CN 202111449930A CN 114204950 B CN114204950 B CN 114204950B
- Authority
- CN
- China
- Prior art keywords
- frequency
- low
- band
- signal
- pass filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Abstract
The invention discloses a high-performance broadband microwave receiving channel, which comprises a frequency division circuit, a frequency mixing circuit and a local oscillator circuit, wherein the frequency division circuit is used for performing frequency division processing on an externally input radio frequency signal, outputting a high-frequency-band radio frequency signal through a high-pass filter branch, and outputting a low-frequency-band radio frequency signal through a low-pass filter branch; the mixer circuit includes: the low-frequency band secondary mixing branch is used for carrying out secondary mixing, amplification and filtering on the low-frequency band signal and outputting an intermediate frequency signal corresponding to the low-frequency band; the high-frequency band primary mixing branch is used for carrying out primary mixing, amplification and filtering on the high-frequency band signal and outputting an intermediate frequency signal corresponding to the high-frequency band; the local oscillation circuit provides each local oscillation source clock signal through internal and external switching signals, outputs a low-frequency secondary mixing branch circuit two-stage local oscillation signal and a high-frequency primary mixing branch circuit local oscillation signal, and simultaneously provides two paths of sampling clock signals for a rear-stage ultrahigh-speed receiving and sampling module. The invention has the advantages of high integration level, low stray, large dynamic range, ultra-wideband and the like.
Description
Technical Field
The invention belongs to the technical field of microwaves, and particularly relates to a high-performance broadband microwave receiving channel.
Background
The broadband microwave receiving channel is core hardware equipment of broadband microwave communication and is widely applied to the directions of broadband radar detection, satellite communication, electronic countermeasure, unmanned aerial vehicle reconnaissance and the like. Wideband microwave receive channel designs typically employ channelization techniques to divide the receiver bandwidth into channels, then up-down convert the signals to suppress spurious and spurious signals, and finally down-convert to a low intermediate frequency signal that can be demodulated by a/D sampling. Along with the rapid development of microwave technology, the microwave receiving channel is required to have the characteristics of high sensitivity, large dynamic, high reliability, small volume and the like.
However, the broadband microwave receiving channel currently has the following limitations:
1. the broadband microwave receiving channel design generally adopts a channelizing technology, the bandwidth of a receiver is divided into a plurality of channels, and different channels need corresponding filters for filtering treatment, so that the broadband microwave receiving channel has large volume, complex channels and higher cost. Meanwhile, compared with the channelized design, the system has lower interception probability, and the broadband microwave receiving channel is matched with a broadband receiver, such as a single-bit receiver, so that the performances of ultra-broadband, high sensitivity, large dynamic range, adaptability to simultaneous arrival signals and the like can be realized.
2. The input signal of the rear-stage high-speed receiving sampling module of the broadband microwave receiving channel needs to be in a certain smaller power range (the power range is smaller in quantized random jitter), the input signal of the receiver has a larger dynamic range, and the input signal needs to be compressed to a constant level range to achieve high sensitivity, so that small signals and large signals are difficult to realize without distortion.
In order to adapt to complex electromagnetic environment, it is not easy to develop a novel high-performance broadband microwave receiving channel with high integration level, low spurious emission, large dynamic range and ultra-broadband.
Disclosure of Invention
The invention aims to provide a high-performance broadband microwave receiving channel with high integration level, low spurious emission, large dynamic range and ultra-broadband.
The technical solution for realizing the purpose of the invention is as follows: the high-performance broadband microwave receiving channel comprises a frequency division circuit part, a frequency mixing circuit part, a local oscillation circuit part and a control circuit part which are sequentially arranged, wherein:
the frequency division circuit part is used for amplifying, filtering and frequency-splitting the externally input 2-18GHz radio frequency signals and outputting high-frequency band radio frequency signals and low-frequency band radio frequency signals;
the frequency mixing circuit part comprises a high-frequency-band primary frequency mixing branch and a low-frequency-band secondary frequency mixing branch, wherein the high-frequency-band primary frequency mixing branch is used for carrying out primary frequency mixing, amplification and filtering on a high-frequency-band radio frequency signal and outputting a high-frequency-band corresponding intermediate frequency signal 1; the low-frequency band secondary mixing branch is used for carrying out secondary mixing, amplification and filtering on the low-frequency band radio frequency signal to output a low-frequency band corresponding intermediate frequency signal 2;
the local oscillation circuit part provides each local oscillation source clock signal through internal and external 100MHz signal switching and outputs a low-frequency secondary mixing branch two-stage local oscillation signal and a high-frequency primary mixing branch local oscillation signal;
the control circuit part provides a power supply and a control signal for the microwave circuit part, and the microwave circuit part comprises a frequency division circuit part, a frequency mixing circuit part and a local oscillation circuit part.
Compared with the prior art, the invention has the remarkable advantages that: (1) Under the condition that the large dynamic radio frequency signals are compressed to be within a constant level range, the low signal stray, small amplitude fluctuation and low noise in the channel are ensured; (2) And corresponding microwave simulation design software is adopted to simulate each stage of circuit so as to ensure reasonable link gain distribution and amplitude fluctuation balance of the whole channel. (3) The internal crystal oscillator or the external 100MHz signal switching can be controlled by adopting the detection output judgment level of the external 100MHz signal. (4) The ultra-wideband, high sensitivity, large dynamic range, and adaptability to simultaneous arrival signals can be realized.
Drawings
Fig. 1 is a block diagram of a high performance broadband microwave receiving channel according to the present invention.
Fig. 2 is a block diagram of the structure of a power supply circuit layer in the present invention.
Description of the embodiments
The invention discloses a high-performance broadband microwave receiving channel, which comprises a frequency division circuit part, a frequency mixing circuit part, a local oscillation circuit part and a control circuit part which are sequentially arranged, wherein:
the frequency division circuit part is used for amplifying, filtering and frequency-splitting the externally input 2-18GHz radio frequency signals and outputting high-frequency band radio frequency signals and low-frequency band radio frequency signals;
the frequency mixing circuit part comprises a high-frequency-band primary frequency mixing branch and a low-frequency-band secondary frequency mixing branch, wherein the high-frequency-band primary frequency mixing branch is used for carrying out primary frequency mixing, amplification and filtering on a high-frequency-band radio frequency signal and outputting a high-frequency-band corresponding intermediate frequency signal 1; the low-frequency band secondary mixing branch is used for carrying out secondary mixing, amplification and filtering on the low-frequency band radio frequency signal to output a low-frequency band corresponding intermediate frequency signal 2;
the local oscillation circuit part provides each local oscillation source clock signal through internal and external 100MHz signal switching and outputs a low-frequency secondary mixing branch two-stage local oscillation signal and a high-frequency primary mixing branch local oscillation signal;
the control circuit part provides a power supply and a control signal for the microwave circuit part, and the microwave circuit part comprises a frequency division circuit part, a frequency mixing circuit part and a local oscillation circuit part.
Further, the frequency division circuit part comprises a first low noise amplifier, a first band-pass filter and a first power divider which are connected in sequence, wherein two outputs of the first power divider are respectively connected with the first high-pass filter and the first low-pass filter; the first low-noise amplifier receives 2-18GHz radio frequency signals input from the outside, performs first-stage amplification treatment, and outputs the signals to the input end of the first power divider through the first band-pass filter; the first power divider performs frequency division processing on an input signal, one output end outputs a high-frequency-band radio frequency signal through a first high-pass filter branch, and the other output end outputs a low-frequency-band radio frequency signal through a first low-pass filter branch.
Further, the low-frequency secondary mixing branch comprises a first mixer, a second band-pass filter, a first amplifier, a second amplifier, a third band-pass filter, a third amplifier, a fourth amplifier, a second low-pass filter, a second mixer, a third low-pass filter and a fifth amplifier which are sequentially arranged;
the low-frequency band radio frequency signals input by the frequency division circuit part are mixed to millimeter wave bands through a first mixer, harmonic signals are filtered through a second band-pass filter, the harmonic signals are amplified through a first amplifier and a second amplifier in a multistage mode, output power is limited in a power range required by a rear end receiver, harmonic signals are filtered through a third band-pass filter, the harmonic signals are transmitted to the second mixer through a third amplifier, a fourth amplifier and a second low-pass filter, intermediate frequency signals of the low frequency band are subjected to down-conversion, and then the intermediate frequency signals 2 corresponding to the low frequency band are output through the third low-pass filter and a fifth amplifier.
Further, the high-frequency band primary mixing branch comprises a sixth-eighth amplifier, a fourth low-pass filter, a ninth amplifier, a second high-pass filter, a tenth amplifier, a fifth low-pass filter, a third mixer, a sixth low-pass filter and an eleventh amplifier which are sequentially arranged;
the high-frequency band radio frequency signals input by the frequency division circuit part pass through a sixth-eighth amplifier, a fourth low-pass filter, a ninth amplifier, a second high-pass filter and a tenth amplifier, the output power is limited in a power range required by a rear end receiver, harmonic signals are filtered by the fifth low-pass filter, the harmonic signals are transmitted to a third mixer, the frequency signals are down-converted to high-frequency band intermediate frequency signals, and then the high-frequency band corresponding intermediate frequency signals 1 are output by the sixth low-pass filter and the eleventh amplifier.
Further, the local oscillation circuit part comprises a 100MHz crystal oscillator, a first switch and a second power divider which are sequentially arranged, and two outputs of the second power divider are respectively connected with a local oscillation point frequency source and two local oscillation point frequency sources;
the 100MHz crystal oscillator is built in the component, and meanwhile, an externally input 100MHz clock signal can be received, and the reference clock control switch is controlled by comparing the power of the external clock through the comparator, so that the internal clock and the external clock are switched;
the clock signal is transmitted to a local oscillator point frequency source and two local oscillator point frequency sources, the output end of the local oscillator point frequency source is connected to a third power divider, and the power divider is respectively used as the local oscillator signal of the high-frequency band primary mixing branch and the local oscillator signal of the first mixing in the low-frequency band secondary mixing branch; the output end of the frequency source of the two local oscillation points is connected with a fourth power divider, the power is divided into two paths, one path is used as a local oscillation signal of the second frequency mixing in the low-frequency-band secondary frequency mixing branch, and the other path is used as sampling clock signals of the high-frequency-band receiver and the low-frequency-band receiver through the power of the fifth power divider.
Further, the control circuit part is connected with an external power supply and a control signal through a J30J connector, processes the externally input power supply and the control signal, converts the input voltage into a required voltage value by using a plurality of DC-DC power supply chips and low-dropout linear voltage stabilization, receives the external parallel control signal by using a CPLD, decodes and outputs a +3.3V control signal, outputs a +5V, -5V or GND signal after transformation or inversion treatment, and provides the power supply and the control signal for the microwave circuit part.
In the high-performance broadband microwave receiving channel, the frequency mixing circuit comprises a low-frequency secondary frequency mixing branch and a high-frequency primary frequency mixing branch;
after the 2-18GHz full-frequency band signal passes through the low-noise amplifier, harmonic waves can be generated, but the generated harmonic wave signal is better than-40 dBc because the gain of the first low-noise amplifier of the frequency division circuit part is smaller. After passing through the power divider and the high-low band-pass filter, the signals respectively enter high and low bands for processing. Because the low-frequency band signal covers a plurality of octaves, the low-frequency band signal is directly subjected to limiting amplification, a large number of harmonic signals can be generated, and the harmonic signals can only be controlled to be about-13 dBc. In order to improve the spurious and harmonic waves of the frequency band, the spurious and harmonic waves are up-converted to the millimeter wave frequency band through a first-stage mixer, filtered, limited and amplified, and then down-converted to corresponding intermediate frequency frequencies which can be processed by a receiver through a second-stage mixer, and the scheme can control harmonic signals to be below-30 dBc; the high frequency band is directly subjected to limiting amplification and filtering without crossing octaves, and then is subjected to down-conversion to corresponding intermediate frequency which can be processed by a later-stage receiver through a first-stage mixer, and harmonic signals can be controlled below-30 dBc. Meanwhile, the scheme ensures low signal spurious and low noise in the channel under the condition that the large dynamic radio frequency signal is compressed to be within a constant power range.
In the high-performance broadband microwave receiving channel, the gain of the low-frequency secondary mixing branch circuit is about 2dB higher than that of the high-frequency primary mixing branch circuit. When the harmonic signals and fundamental wave signals brought by the front-end microwave link respectively enter the high-band frequency conversion branch and the low-band frequency conversion branch, the rear-end receiver can output the fundamental wave signals with the amplitude larger than that of the harmonic signals, and the harmonic signal screening function is realized according to the matching condition of the arrival time of the two signals.
In the high-performance broadband microwave receiving channel, the local oscillation circuit part outputs an external input 100MHz signal to the comparator through the detector, the output level of the comparator is connected to the control bit of the switch, and the internal crystal oscillator outputs 100MHz or the external input 100MHz signal is selected as the clock signal of each local oscillation source according to the power of the external input 100MHz signal. When the external 100MHz signal is not accessed, the switch gates the internal crystal oscillator signal, so that the number of external input signal ports is reduced, and the number of interconnection lines between devices is reduced.
In the high-performance broadband microwave receiving channel, the broadband microwave channel adopts a two-channel frequency conversion scheme, so that the number of channels is small, and the clock signal required by the later-stage receiver is used as the low-frequency-band second-stage local oscillator signal, so that the number of local oscillator sources is reduced. Meanwhile, a proper amplifier is selected, and the high-band variable frequency branch signal and the low-band variable frequency branch signal are gradually pushed to saturated output through the multistage amplifier, so that the in-band flatness deterioration caused by signal power rollback during saturated output can be prevented. The invention realizes miniaturized and high-performance broadband microwave channel.
The invention will now be described in further detail with reference to the drawings and to specific examples.
Examples
The high-performance broadband microwave receiving channel of the embodiment, as shown in fig. 1, comprises a frequency division circuit part, a frequency mixing circuit part, a local oscillation circuit part and a control circuit part which are sequentially arranged;
the frequency division circuit part comprises a first low noise amplifier, a first band pass filter, a first power divider and a high-low band frequency division filter circuit part, and is used for amplifying, filtering and frequency division processing of externally input 2-18GHz radio frequency signals and outputting high-low band two-way radio frequency signals;
the frequency mixing circuit part comprises a low-frequency secondary frequency mixing branch and a high-frequency primary frequency mixing branch;
the local oscillation circuit part provides each local oscillation source clock signal through internal and external 100MHz switching and outputs a low-frequency secondary mixing branch two-stage local oscillation signal and a high-frequency primary mixing branch local oscillation signal;
the control circuit part provides a power supply and a control signal for the microwave circuit part, and the microwave circuit part comprises a frequency division circuit part, a frequency mixing circuit part and a local oscillation circuit part.
Further, the frequency division circuit part comprises a first low noise amplifier, a first band pass filter, a first power divider and a high-low band frequency division filter circuit part which are sequentially arranged, receives 2-18GHz radio frequency signals input from the outside, performs first-stage amplification processing, has low noise coefficient and large gain, and can reduce the noise coefficient of a receiving channel. And then filtering pretreatment, namely dividing power into two paths, and respectively carrying out high-low band filtering to realize frequency division treatment.
Further, the low-frequency secondary mixing branch comprises a first mixer, a first band-pass filter, a first amplifier, a second band-pass filter, a third amplifier, a fourth amplifier, a first low-pass filter, a second mixer, a second low-pass filter and a fifth amplifier which are sequentially arranged.
The low-frequency band signal input by the frequency division circuit is mixed to millimeter wave band through a first mixer, then harmonic signals are filtered through a first band-pass filter, then the output power is limited in a smaller power range required by a rear-end receiver through multistage amplification and filtering, and then the harmonic signals are filtered through the first band-pass filter, transmitted to a second mixer and down-converted to a low-frequency band intermediate frequency signal 2.
Further, the high-frequency band primary mixing branch comprises a first amplifier, a first low-pass filter, a second amplifier, a first high-pass filter, a third amplifier, a second low-pass filter, a first mixer, a third low-pass filter and a fourth amplifier which are sequentially arranged.
The high-frequency band signal input by the frequency division circuit is subjected to multistage amplification and filtering, the output power is limited in a smaller power range required by the rear-end receiver, harmonic signals are filtered by the low-pass filter, and the harmonic signals are transmitted to the first mixer and are subjected to down-conversion to the high-frequency band intermediate frequency signal 1.
Further, the local oscillation circuit part comprises a 100MHz crystal oscillator, a first switch, a first power divider, a local oscillation point frequency source, two local oscillation point frequency sources, an amplifier, a power divider and the like which are sequentially arranged. The component is internally provided with the 100MHz crystal oscillator, can also receive an externally input 100MHz clock signal, and controls the reference clock control switch by comparing the power of the external clock through the comparator so as to realize the switching of the internal clock and the external clock. The clock signal is transmitted to a local oscillator point frequency source and a two local oscillator point frequency source to generate two-stage local oscillator signals, the two-stage local oscillator signals are output to a low-frequency-band secondary mixing branch circuit to serve as local oscillator signals corresponding to two-stage frequency conversion and a high-frequency-band primary mixing branch circuit to serve as local oscillator signals corresponding to one-stage frequency mixing. Meanwhile, the two local oscillator point frequency sources are divided into two paths by a one-to-two power divider, and the two paths are used as sampling clock signals of the high-frequency and low-frequency band receiver.
Further, as shown in fig. 2, the control circuit part accesses an external power supply and a control signal into the assembly through a J30J connector, processes the externally input power supply and the control signal, converts the input voltage into a required voltage value by using a plurality of DC-DC power supply chips and low-dropout linear voltage stabilization, receives an external parallel control signal by using a CPLD, decodes and outputs a +3.3v control signal, outputs a +5v, -5V or GND signal after transformation or inversion processing, and provides the power supply and the control signal for the microwave circuit part.
In summary, the circuit of the invention divides the frequency of the 2-18GHz signal into two sections through the design of the broadband receiving channel, and respectively down-converts the signals into low intermediate frequency signals for output, and has the advantages of high integration level, low spurious emission, large dynamic range, high reliability and the like. The foregoing is merely illustrative of the preferred embodiments of the present invention, and is not intended to limit the scope of the present invention. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (1)
1. The utility model provides a high performance broadband microwave receiving channel which characterized in that includes frequency division circuit part, mixer circuit part, local oscillator circuit part and the control circuit part that sets up in proper order, wherein:
the frequency division circuit part is used for amplifying, filtering and frequency-splitting the externally input 2-18GHz radio frequency signals and outputting high-frequency band radio frequency signals and low-frequency band radio frequency signals;
the frequency mixing circuit part comprises a high-frequency-band primary frequency mixing branch and a low-frequency-band secondary frequency mixing branch, wherein the high-frequency-band primary frequency mixing branch is used for carrying out primary frequency mixing, amplification and filtering on a high-frequency-band radio frequency signal and outputting a high-frequency-band corresponding intermediate frequency signal 1; the low-frequency band secondary mixing branch is used for carrying out secondary mixing, amplification and filtering on the low-frequency band radio frequency signal to output a low-frequency band corresponding intermediate frequency signal 2;
the local oscillation circuit part provides each local oscillation source clock signal through internal and external 100MHz signal switching and outputs a low-frequency secondary mixing branch two-stage local oscillation signal and a high-frequency primary mixing branch local oscillation signal;
the control circuit part provides a power supply and a control signal for the microwave circuit part, and the microwave circuit part comprises a frequency division circuit part, a frequency mixing circuit part and a local oscillation circuit part;
the frequency division circuit part comprises a first low noise amplifier, a first band-pass filter and a first power divider which are connected in sequence, wherein two outputs of the first power divider are respectively connected with the first high-pass filter and the first low-pass filter; the first low-noise amplifier receives 2-18GHz radio frequency signals input from the outside, performs first-stage amplification treatment, and outputs the signals to the input end of the first power divider through the first band-pass filter; the first power divider performs frequency division processing on an input signal, one output end outputs a high-frequency-band radio frequency signal through a first high-pass filter branch, and the other output end outputs a low-frequency-band radio frequency signal through a first low-pass filter branch;
the low-frequency-band secondary mixing branch comprises a first mixer, a second band-pass filter, a first amplifier, a second amplifier, a third band-pass filter, a third amplifier, a fourth amplifier, a second low-pass filter, a second mixer, a third low-pass filter and a fifth amplifier which are sequentially arranged;
the low-frequency-band radio frequency signals input by the frequency division circuit part are mixed to millimeter wave bands through a first mixer, harmonic signals are filtered through a second band-pass filter, the harmonic signals are amplified through a first amplifier and a second amplifier in a multistage mode, output power is limited in a power range required by a rear end receiver, harmonic signals are filtered through a third band-pass filter, the harmonic signals are transmitted to the second mixer through a third amplifier, a fourth amplifier and a second low-pass filter, intermediate frequency signals of the low frequency band are subjected to down-conversion, and low-frequency-band corresponding intermediate frequency signals 2 are output through the third low-pass filter and a fifth amplifier;
the high-frequency band primary mixing branch comprises a sixth-eighth amplifier, a fourth low-pass filter, a ninth amplifier, a second high-pass filter, a tenth amplifier, a fifth low-pass filter, a third mixer, a sixth low-pass filter and an eleventh amplifier which are sequentially arranged;
the high-frequency band radio frequency signal input by the frequency division circuit part passes through a sixth-eighth amplifier, a fourth low-pass filter, a ninth amplifier, a second high-pass filter and a tenth amplifier, the output power is limited in the power range required by a rear end receiver, harmonic signals are filtered by the fifth low-pass filter, the harmonic signals are transmitted to a third mixer, the frequency is reduced to a high-frequency band intermediate frequency signal, and then the high-frequency band corresponding intermediate frequency signal 1 is output by the sixth low-pass filter and the eleventh amplifier;
the local oscillation circuit part comprises a 100MHz crystal oscillator, a first switch and a second power divider which are sequentially arranged, and two outputs of the second power divider are respectively connected with a local oscillation point frequency source and two local oscillation point frequency sources;
the local oscillation circuit part is internally provided with a 100MHz crystal oscillator, and can also receive an externally input 100MHz clock signal, and the comparator is used for comparing the power of the external clock to control the reference clock control switch so as to realize the switching of the internal clock and the external clock;
the clock signal is transmitted to a local oscillator point frequency source and two local oscillator point frequency sources, the output end of the local oscillator point frequency source is connected to a third power divider, and the power divider is respectively used as the local oscillator signal of the high-frequency band primary mixing branch and the local oscillator signal of the first mixing in the low-frequency band secondary mixing branch; the output end of the frequency source of the two local oscillation points is connected with a fourth power divider, the power is divided into two paths, one path is used as a local oscillation signal of the second frequency mixing in the low-frequency-band secondary frequency mixing branch, and the other path is used as sampling clock signals of the high-frequency-band receiver and the low-frequency-band receiver through the power of the fifth power divider;
the control circuit part is connected with an external power supply and a control signal through a J30J connector, processes the externally input power supply and the control signal, converts the input voltage into a required voltage value by using a plurality of DC-DC power supply chips and low-dropout linear voltage stabilization, receives the external parallel control signal by using a CPLD, decodes and outputs a +3.3V control signal, outputs a +5V, -5V or GND signal after transformation or inversion treatment, and provides the power supply and the control signal for the microwave circuit part.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111449930.1A CN114204950B (en) | 2021-11-30 | 2021-11-30 | High-performance broadband microwave receiving channel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111449930.1A CN114204950B (en) | 2021-11-30 | 2021-11-30 | High-performance broadband microwave receiving channel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114204950A CN114204950A (en) | 2022-03-18 |
| CN114204950B true CN114204950B (en) | 2023-06-16 |
Family
ID=80650244
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111449930.1A Active CN114204950B (en) | 2021-11-30 | 2021-11-30 | High-performance broadband microwave receiving channel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114204950B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115225106B (en) * | 2022-05-16 | 2023-12-01 | 河北东森电子科技有限公司 | Ultra-wideband Ka frequency band receiving and transmitting method |
| CN115441938B (en) * | 2022-09-07 | 2023-11-14 | 中国电子科技集团公司第五十四研究所 | Miniaturized Q frequency channel down converter |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN213783247U (en) * | 2020-12-31 | 2021-07-23 | 扬州健行电子科技有限公司 | Four-channel frequency conversion assembly |
| CN113225021A (en) * | 2021-04-30 | 2021-08-06 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Ultra-wideband constant-temperature down converter |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8494470B2 (en) * | 2008-11-25 | 2013-07-23 | Silicon Laboratories Inc. | Integrated receivers and integrated circuit having integrated inductors |
| CN103731170B (en) * | 2013-12-19 | 2015-09-09 | 天津光电通信技术有限公司 | High-performance monitoring receiver radio frequency front end design method |
| CN104320150B (en) * | 2014-10-24 | 2017-05-24 | 上海无线电设备研究所 | Ultra-wideband microwave receiver and signal segment processing method thereof |
| CN206629051U (en) * | 2017-03-10 | 2017-11-10 | 南京特艺科技有限公司 | A kind of frequency synthesizer |
| CN112564627A (en) * | 2020-11-26 | 2021-03-26 | 扬州船用电子仪器研究所(中国船舶重工集团公司第七二三研究所) | Integrated multifunctional up-conversion assembly |
| CN113225022B (en) * | 2021-04-30 | 2022-06-14 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Ultra-wideband up-converter |
-
2021
- 2021-11-30 CN CN202111449930.1A patent/CN114204950B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN213783247U (en) * | 2020-12-31 | 2021-07-23 | 扬州健行电子科技有限公司 | Four-channel frequency conversion assembly |
| CN113225021A (en) * | 2021-04-30 | 2021-08-06 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Ultra-wideband constant-temperature down converter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114204950A (en) | 2022-03-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114204950B (en) | High-performance broadband microwave receiving channel | |
| CN109787646B (en) | 6-18GHz amplitude-phase consistent down-conversion assembly | |
| CN108429594B (en) | High-performance channel simulator radio frequency transceiver applied to 5G communication | |
| CN102832959A (en) | Radio-frequency front end in high and medium frequency superheterodyne+zero intermediate frequency structure | |
| CN109379102A (en) | Multichannel frequency agility R-T unit | |
| CN113630354B (en) | Broadband phased array multifunctional reconfigurable radio frequency assembly and signal generation method | |
| CN210327507U (en) | Frequency conversion assembly for receiving frequency converter | |
| CN114553329B (en) | Vector network analysis system | |
| CN111585514A (en) | Millimeter wave down conversion subassembly | |
| CN204392183U (en) | Ku band up-conversion assembly | |
| CN114301487B (en) | Self-adaptive transceiving integrated frequency conversion assembly | |
| CN109257057B (en) | Ultra-wideband superheterodyne receiving system | |
| CN105577294A (en) | Multifunctional handheld passive intermodulation analyzer | |
| CN112564629B (en) | Spectrum spreading device based on dual-port mixer | |
| CN112688702A (en) | Superheterodyne cubic frequency conversion broadband receiver | |
| CN210958360U (en) | Signal processing circuit and antenna device | |
| CN107171681A (en) | A kind of highly sensitive receiving circuit of Ku wave bands | |
| CN201690414U (en) | Transceiving channel device for KA frequency converter | |
| CN108768500B (en) | Communication satellite transponder | |
| CN111049539A (en) | High-linearity multi-antenna-array anti-interference radio frequency front-end system | |
| CN113381779B (en) | Ultra wideband receiver | |
| CN213585704U (en) | Spectrum expanding device based on dual-port mixer | |
| CN114050791A (en) | Multi-octave broadband frequency conversion assembly | |
| CN213461730U (en) | Miniaturized low-power consumption receiver | |
| CN217563616U (en) | K/Ka down converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |