CN114188922A - Battery protection integrated circuit - Google Patents

Battery protection integrated circuit Download PDF

Info

Publication number
CN114188922A
CN114188922A CN202111313980.7A CN202111313980A CN114188922A CN 114188922 A CN114188922 A CN 114188922A CN 202111313980 A CN202111313980 A CN 202111313980A CN 114188922 A CN114188922 A CN 114188922A
Authority
CN
China
Prior art keywords
circuit
battery
control
coupled
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111313980.7A
Other languages
Chinese (zh)
Inventor
郑志威
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lizhi Electronics Shenzhen Co ltd
Original Assignee
Lizhi Electronics Shenzhen Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lizhi Electronics Shenzhen Co ltd filed Critical Lizhi Electronics Shenzhen Co ltd
Priority to CN202111313980.7A priority Critical patent/CN114188922A/en
Publication of CN114188922A publication Critical patent/CN114188922A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/18—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for batteries; for accumulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/0031—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits using battery or load disconnect circuits

Abstract

A protection integrated circuit for a battery, the protection integrated circuit comprising: the comparison circuit is coupled with the working voltage pin VCC so as to generate a reset signal POR according to the cross voltage of the battery; and a 0V charge control circuit comprising: a control circuit coupled to the comparison circuit, the operating voltage pin VCC and the ground pin VSS, and having an output terminal for providing a control signal according to the reset signal and a voltage across the battery; and a first FUSE1 coupled between the output terminal of the control circuit and the operating voltage pin VCC; wherein the 0V charge control circuit is enabled by blowing the first FUSE FUSE 1. The invention changes the 0V control circuit formed by the external passive component into the built-in circuit, has low power consumption, saves the PCB area and the passive component cost, and does not influence the original IC area too much because of the simple circuit.

Description

Battery protection integrated circuit
Technical Field
The invention relates to a battery charging control circuit, in particular to a 0V charging control circuit of a battery protection IC.
Background
As shown in fig. 1, in the conventional connection method of the battery protection IC and the lithium battery, the cross voltage of the battery is sensed through the working voltage pin VCC/the ground pin VSS, the current of the charging path is sensed through the sensing pin CS, and the protection switch on the charging/discharging path is controlled through the control pin DO/CO, so as to achieve the purpose of battery charging/discharging protection.
When the battery is in a normal state, the system conducts two switches corresponding to the discharging control pin DO and the charging control pin CO, and when the external adapter is coupled between the input ends EB + and EB-, the adapter charges the battery; when the load is externally connected, the battery supplies power to the load; when the battery is in an undervoltage state, the system respectively turns off the discharge control pin DO and turns on the switch corresponding to the charge control pin CO, and when the external adapter is between EB + and EB-, the adapter charges the battery through the parasitic diode of the switch corresponding to the discharge control pin DO; when the load is externally connected, the battery can not supply power to the load because the switch corresponding to the discharging control pin DO is turned off; when the voltage across the battery is in a 0V state, the internal control circuit of the chip is under-voltage and cannot work normally, and at the moment, the switches corresponding to the discharging control pin DO and the charging control pin CO are both in an off state, so that the charging and discharging actions of the battery are forbidden.
Usually, the voltage across the lithium battery drops to about 2.5V, and the system enters a low-power mode, even if no power is supplied to the load. In the low-power mode, the battery discharges itself and the protection chip consumes the battery power, so even if the load is not supplied with power, the battery may be completely discharged after being placed for a long time (the battery voltage across is 0V), and in some types of lithium batteries, the charging at 0V causes leakage, overcurrent and overheating, so the 0V charging is not allowed; some batteries do not have these problems and allow 0V charging. For a battery allowing 0V charging, a 0V charging control circuit needs to be added, when the adapter is externally connected, the charging control end is pulled up to VCC, when the pressure difference of the adapter is greater than the opening threshold value of the charging control end, the charging control end CO is opened, and the adapter charges the battery through a parasitic diode of the discharging control end DO. The prior art has the technical problems that: in order to selectively arrange a 0V charging control circuit on a PCB corresponding to different battery types, the production cost of the PCB is increased, and the area of the PCB is increased.
Disclosure of Invention
The technical problem of the pin to be connected is to provide a battery protection integrated circuit, a 0V control circuit formed by an external passive component is changed into a built-in circuit, and the power consumption of an IC internal circuit is lower than that of a PCB component; the external 0V charging control circuit is changed into a built-in circuit, the PCB area and the cost of passive components are saved, and the original IC area is not influenced too much due to the simple circuit.
In order to solve the technical problems, the technical scheme of the invention is as follows: a protection integrated circuit of a battery is provided, the battery is provided with a working voltage pin coupled with the positive pole of the battery and the positive input end of an adapter, a control pin coupled with a charging switch, a sensing pin coupled with the negative input end of the adapter, and a grounding pin coupled with the negative pole of the battery, the positive input end of the adapter, the battery, the charging switch and the negative input end of the adapter form a charging path, and the protection integrated circuit comprises a comparison circuit and a 0V charging control circuit. The comparison circuit is coupled with the working voltage pin to generate a reset signal according to the cross voltage of the battery.
The 0V charging control circuit comprises a control circuit and a first fuse. The control circuit is coupled to the comparison circuit, the working voltage pin and the grounding pin, and has an output end for providing a control signal according to the reset signal and the cross voltage of the battery. The first fuse is coupled between the output end of the control circuit and the working voltage pin. The 0V charge control circuit is enabled by blowing the first fuse.
As an improvement, the charging and discharging protection circuit is further included and is respectively coupled to the comparison circuit and the control pin, and the charging and discharging protection function is enabled or disabled according to the reset signal.
As an improvement, the fuse circuit further comprises an inverting circuit, and the input end of the inverting circuit is coupled with the first fuse and the output end of the control logic.
As an improvement, the 0V charge control circuit further includes a second fuse coupled between the output terminal of the control logic and the sensing pin, and the second fuse blows when the first fuse is kept conductive, thereby reducing power consumption of the control logic.
As an improvement, the 0V charging control circuit further includes a delay circuit for receiving the control signal to provide a control signal hysteresis window.
As an improvement, the 0V charging control circuit further includes a filter circuit for receiving the control signal and filtering the control signal.
Compared with the prior art, the invention has the following beneficial effects:
low power consumption: the 0V control circuit formed by the external passive component is changed into a built-in circuit, and the power consumption of the IC internal circuit is lower than that of the PCB component;
the PCB cost is reduced: the external 0V charging control circuit is changed into a built-in circuit, so that the area of a PCB (printed Circuit Board) and the cost of a passive component are saved, and the original IC area is not influenced too much due to the simple circuit;
the IC production cost is reduced: through the selective enabling/disabling of the 0V charging control circuit for fusing the fuse, the IC suitable for two requirements can be produced only by one set of universal template, and the IC production cost is saved.
Drawings
Fig. 1 is a prior art circuit diagram.
FIG. 2 is a system framework diagram of the present invention.
Fig. 3 is a waveform diagram of inhibiting 0V charging.
FIG. 4 is a waveform diagram of allowing 0V charging
Fig. 5 is a specific circuit diagram.
Detailed Description
The invention is further described below with reference to the accompanying drawings.
As shown in fig. 2 and 5, a battery protection ic has a working voltage pin VCC coupled to the positive electrode of the battery and the positive input terminal EB + of the adaptor, a control pin CO coupled to the charging switch, a sensing pin VM coupled to the negative input terminal EB-of the adaptor, and a ground pin VSS coupled to the negative electrode of the battery, wherein the positive input terminal EB + of the adaptor, the battery, the charging switch and the negative input terminal EB-of the adaptor form a charging path. The protection integrated circuit includes: the charging and discharging protection circuit comprises a comparison circuit, a 0V charging control circuit, a charging and discharging protection circuit and a reverse circuit.
A 0V charge control circuit includes a control circuit, a first FUSE1, a second FUSE2, a delay circuit, and a filter circuit. The control circuit is coupled to the comparison circuit, the working voltage pin VCC and the grounding pin VSS, and has an output end for providing a control signal according to the reset signal and the cross voltage of the battery. A first FUSE1 coupled between the output terminal of the control circuit and the operating voltage pin VCC; the 0V charge control circuit is enabled by blowing a first FUSE 1. The second FUSE2 is coupled between the output of the control logic and the sensing pin VM, and when the first FUSE1 is kept conductive, the second FUSE2 is blown, thereby reducing the power consumption of the control logic. The delay circuit receives the control signal and provides a control signal hysteresis window. And the filter circuit receives the control signal and is used for filtering the control signal.
When the factory leaves, the FUSE1 is blown to determine whether to enable the 0V charging control circuit to support 0V protection, the FUSE1 is turned on: forbidding 0V charging; the FUSE1 opens: allowing 0V charging.
When the battery and the IC are connected to the adapter, the operating voltage (i.e., the voltage difference between EB + and EB-) is provided to the circuit in the IC through the VCC pin and the VM pin, and the operating voltage VCC and Vth (1.5V) with respect to the ground pin VSS are compared by the comparison circuit to generate the reset signal POR, where the reset signal POR is 1 when VCC > Vth, and 0 when VCC < Vth. The charge-discharge protection circuit and the 0V charge control circuit are switched through a reset signal POR; when the reset signal POR is equal to 0, the charge-discharge protection circuit is disabled and the signal POR is equal to 0 is provided to the 0V charge control circuit, and when the reset signal POR is equal to 1, the charge-discharge protection circuit is enabled and the signal POR is equal to 1 is provided to the 0V charge control circuit.
As shown in fig. 3, before t1, the adapter is not connected, the battery voltage Vbat is 0V, VCC — VSS — 0V, and all circuit outputs are 0; at t1, the adapter is connected to supply an operating voltage (e.g. 5V) to the IC, at which time the battery across voltage VCC-VSS is 0V < Vth, causing POR 0 to enable the 0V charge control circuit, but since the fuse is on, the output signal n at the output node is 1, and the node n7 is 0 via the inverter, the control signal CO is 0, causing the charge loop to be non-conductive, the battery to be unable to charge, and then to be fixed in this state.
As shown in fig. 4, at t1, the adaptor is connected to supply an operating voltage (e.g., 5V) to the IC, and at this time, the battery across voltage VCC-VSS is 0V < Vth, which makes POR 0V enable the 0V charge control circuit, and since the function is off, the output signal n at the output node is 0, and the node n7 is 1 via the inverter, the control signal CO is 1, which makes the charge loop on, and the battery starts to charge. At t2, the battery cross voltage Vbat rises to Vth (e.g. 4.5V), so that POR is equal to 1, the 0V charge control circuit is disabled, so that the node n7 is equal to 0, and the charge and discharge protection circuit is enabled, so as to enable the relay to continue to provide the control signal CO equal to 1 until the battery is fully charged (i.e. VCC-VSS is equal to 5V), and if the OVP mechanism is not triggered after the battery is fully charged, the charge and discharge protection circuit still keeps the control signal CO equal to 1, which is irrelevant to this case and will not be described herein.
As shown in fig. 5, the control circuit includes an inverter i1, a transistor PM1, a transistor PM2, a FUSE2, and a transistor ND 1; the gate of the transistor PM1 is connected to the VSS pin, the source of the transistor PM1 is connected to the VCC pin, the drain of the transistor PM1 is connected to the source of the transistor PM2, the gate of the transistor PM2 is connected to the output terminal of the inverter i1, the drain of the transistor PM2 is connected to the FUSE FUSE1, the FUSE FUSE2 and the flip-flop i2, the other end of the FUSE FUSE2 is connected to the drain of the transistor ND1, and the gate and the source of the transistor ND1 are connected to the VM pin.
As shown in fig. 5, the delay circuit includes a transistor PM3, a transistor PM4, a transistor PM5, a transistor PM6, a transistor ND2, and an inverter i 4; the source of the transistor PM3 is connected with a VCC pin, the gate of the transistor PM3 is connected with the output end of the inverter i3, the drain of the transistor PM3 is connected with the source of the transistor PM4, the gate of the transistor PM4 is connected with VM, the drain of the transistor PM4 is connected with the sources of the transistor PM5 and the transistor PM6 respectively, the logics of the transistor PM5 and the transistor PM6 are connected with the input end of the inverter i4 and the drain of the transistor ND2 respectively, and the gate and the source of the transistor ND2 are connected with the VM pin.
As shown in fig. 5, the inverse filter circuit includes a transistor PM7, a transistor ND3, a transistor ND4, a transistor NM2, a capacitor C1, a flip-flop i5, and a transistor PM 8; the gates of the transistors PM7 and NM2 are respectively connected with the gate of the transistor PM6 and the output end of the inverter i4, the source of the transistor PM7 is connected with a VCC pin, the drain of the transistor PM7 is connected with the drain of the transistor ND3, the gate and the source of the transistor ND3 are connected with the capacitor C1, the input end of the trigger i5 and the drain of the transistor ND4, the source and the gate of the transistor ND4 are connected with the drain of the transistor NM2, the source of the transistor NM2 is connected with the VM pin and the other end of the capacitor C1, the output end of the trigger is connected with the gate of the transistor PM8, the source of the transistor PM8 is connected with the VCC pin, and the drain of the transistor PM8 is connected with the CO pin.
FUSE FUSEs 1 and 2 are metal FUSEs or poly FUSEs; under the premise that the FUSE1 is conducted (0V charging is forbidden), the FUSE2 is disconnected, and the power consumption can be reduced; the FUSE1 and the FUSE2 may be blown using a laser.
The transistor ND1, the transistor ND2, the transistor ND3, and the transistor ND4 are all dissipative transistors although the other transistors are common low voltage transistors.
As shown in fig. 5, the working principle is as follows: when the system defaults to allow the 0V charging function, the FUSE1 is disconnected, specifically, VCC-VSS is 0V, the transistor PM1 is turned off, the depletion transistor ND1 is turned on to pull down the node n1, at this time, the node n1 VM is input to the smit trigger i2 for shaping, the node n2 is VCC, and then input to the inverter i3 to obtain the node n3 is VM, the transistor PM3 is turned on, since the transistor PM4 and the transistor PM5 are in the normally-on state, the node n4 is pulled up to VCC, after the inverter i4, the node n5 is transistor VM 4, the circuit is composed of PM 356, PM6 and PM 73727, and the anti-interference circuit 4 is improved, obtaining a node n6 as VCC, after a node n6 signal is input to a smit trigger i5 for shaping, the node n7 as VM, a transistor PM8 is conducted, a charging control end CO is pulled up to VCC, when the voltage of an external adapter is larger than the VTH threshold of a charging control switch tube NMC, the charging control switch tube NMC is started, the adapter forms a loop through a parasitic diode1 of a discharging control end to charge a battery,
when the battery is charged to the power-on reset threshold value to enable POR to be 1, VCC-VSS is larger than the threshold value of the transistor PM1, the transistor PM1 is turned on, meanwhile, the inverter i1 receives the POR to 1 signal to turn on the PM2, the node n1 is pulled up to VCC, the output node n3 is VCC through the smit trigger i2 and the inverter i3, the transistor PM3 is turned off, the signal passes through the hysteresis control circuit, the inverse filter module and the smit trigger i5, and the output node n7 is VCC to turn off the transistor PM8, so far, the system exits the 0V charging mechanism and enters the battery under-voltage judging mechanism.
If the default of the system is to prohibit the 0V charging function, the FUSE1 remains connected, and when the adapter is connected externally, EB + ═ VCC, the node n1 will be pulled up to VCC continuously, and the operation principle is the same as above, so that the charging control terminal CO is pulled down to 0 continuously.

Claims (6)

1. A protection integrated circuit of battery, the battery has that operating voltage pin VCC couples the positive pole of battery and adapter positive input terminal EB +, control pin CO couples charge switch, sensing pin VM is coupled the negative input terminal EB-, ground connection pin VSS of adapter is coupled the negative pole of battery, the positive input terminal EB + of adapter the battery charge switch reaches the negative input terminal EB-of adapter forms the charging path, its characterized in that, protection integrated circuit includes:
the comparison circuit is coupled with the working voltage pin VCC and is used for generating a reset signal POR according to the cross voltage of the battery; and
a 0V charge control circuit comprising:
a control circuit coupled to the comparison circuit, the operating voltage pin VCC and the ground pin VSS, and having an output terminal for providing a control signal according to the reset signal POR and a cross voltage of the battery; and
a first FUSE1 coupled between the output terminal of the control circuit and the operating voltage pin VCC;
wherein the 0V charge control circuit is enabled by blowing the first FUSE FUSE 1.
2. The battery protection integrated circuit of claim 1, wherein: the charge and discharge protection circuit is respectively coupled with the comparison circuit and the control pin CO, and enables or disables the charge and discharge protection function according to the reset signal POR.
3. The battery protection integrated circuit of claim 1, wherein: also included is an inverting circuit having an input coupled to the first FUSE1 and an output of the control logic.
4. The battery protection integrated circuit of claim 1, wherein: the 0V charge control circuit further includes a second FUSE2 coupled between the output of the control logic and the sensing pin VM, and when the first FUSE1 is kept conductive, the second FUSE2 is blown, thereby reducing the power consumption of the control logic.
5. The battery protection integrated circuit of claim 1, wherein: the 0V charging control circuit further comprises a delay circuit for receiving the control signal and providing the control signal hysteresis window.
6. The battery protection integrated circuit of claim 1, wherein: the 0V charging control circuit further comprises a filter circuit for receiving the control signal and filtering the control signal.
CN202111313980.7A 2021-11-08 2021-11-08 Battery protection integrated circuit Pending CN114188922A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111313980.7A CN114188922A (en) 2021-11-08 2021-11-08 Battery protection integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111313980.7A CN114188922A (en) 2021-11-08 2021-11-08 Battery protection integrated circuit

Publications (1)

Publication Number Publication Date
CN114188922A true CN114188922A (en) 2022-03-15

Family

ID=80601973

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111313980.7A Pending CN114188922A (en) 2021-11-08 2021-11-08 Battery protection integrated circuit

Country Status (1)

Country Link
CN (1) CN114188922A (en)

Similar Documents

Publication Publication Date Title
JP3962524B2 (en) Discharge control circuit
EP2680104B1 (en) A CMOS power backup switching circuit and method for operating a CMOS power backup switching circuit
US5172012A (en) Power-on clearing circuit in semiconductor IC
CN104701927A (en) Secondary protection IC, method of controlling secondary protection IC, protection module, and battery pack
EP3582060B1 (en) Power management for logic state retention
JP2002354707A (en) Integrated semiconductor circuit
CN114072984B (en) Battery management apparatus
JP2006340450A (en) Battery protective circuit
CN210804315U (en) Automatic power-on circuit and mainboard
CN101930219B (en) Discharge control circuit and computer
CN113708467B (en) Electrifying circuit, battery backup unit and storage server system
CN110829386A (en) Battery protection circuit and charging power switch control signal generation circuit thereof
EP1034619B1 (en) Zero power power-on-reset circuit
CN117458668A (en) Battery protection circuit, battery protection board and electronic equipment
CN114188922A (en) Battery protection integrated circuit
CN207234379U (en) A kind of controllable outer power supply short-circuit protection circuit of charger
CN116054080A (en) Hot plug protection circuit applied to direct-current power supply
CN109164746A (en) A kind of lower electric sequential control circuit and power circuit
CN112180798B (en) Time sequence control circuit, power supply control circuit and frequency converter
US9473016B2 (en) Semiconductor device and power source control method
CN211266563U (en) Sequential control device for mutual switching of double-circuit power supply
JP2005289204A (en) Power supply control device
CN112165076A (en) Lithium battery secondary overvoltage overcharge-prevention protection system and control method
CN214154004U (en) Lithium battery secondary overvoltage overcharge-prevention protection device
CN213585565U (en) Discharge circuit and power supply device of chip

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination