CN114095509A - Data synchronization method and system - Google Patents
Data synchronization method and system Download PDFInfo
- Publication number
- CN114095509A CN114095509A CN202010743348.5A CN202010743348A CN114095509A CN 114095509 A CN114095509 A CN 114095509A CN 202010743348 A CN202010743348 A CN 202010743348A CN 114095509 A CN114095509 A CN 114095509A
- Authority
- CN
- China
- Prior art keywords
- control board
- data
- memory data
- abstract
- main control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 230000001360 synchronised effect Effects 0.000 claims description 19
- 238000004590 computer program Methods 0.000 claims description 10
- 230000003993 interaction Effects 0.000 abstract description 7
- 238000010586 diagram Methods 0.000 description 15
- 230000006870 function Effects 0.000 description 7
- 230000008569 process Effects 0.000 description 4
- 230000008439 repair process Effects 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 2
- 238000004422 calculation algorithm Methods 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L67/00—Network arrangements or protocols for supporting network services or applications
- H04L67/01—Protocols
- H04L67/10—Protocols in which an application is distributed across nodes in the network
- H04L67/1095—Replication or mirroring of data, e.g. scheduling or transport for data synchronisation between network nodes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/24—Negotiation of communication capabilities
Abstract
The disclosure discloses a data synchronization method and a data synchronization system, and relates to the field of data communication. The method comprises the following steps: the main control board determines that the memory data changes, and then sends a first abstract of the changed memory data to the standby control board; the standby control board judges whether a second abstract of the locally changed memory data is the same as the first abstract, and if the second abstract is not the same as the first abstract, a data acquisition request is sent to the main control board; the main control board sends the changed memory data to the standby control board; and the standby control board corrects the locally changed memory data according to the memory data sent by the main control board. According to the method, whether the stored memory data are consistent or not is judged through the data abstract between the main control board and the standby control board, the main control board sends the changed memory data to the standby control board under the condition that the data abstract is different, and the standby control board carries out data restoration, so that the data comparison amount and the data interaction amount between the main control board and the standby control board are reduced.
Description
Technical Field
The present disclosure relates to the field of data communications, and in particular, to a data synchronization method and system.
Background
Memory data of a core process needs to be synchronized between a main control board and a standby control board in a network device frame type Routing system, so that the system can be quickly switched to the standby control board when the main control board fails, and an NSF (Non-stop Forwarding) function and an NSR (Non-Stopping Routing) function are realized.
In the related art, the main control board sends the core process memory data to the standby control board to perform data synchronization with the standby control board, but the interactive data amount is large and the synchronization time is long.
Disclosure of Invention
The technical problem to be solved by the present disclosure is to provide a data synchronization method and system, which can reduce the data comparison amount and the data interaction amount between a main control board and a standby control board.
According to an aspect of the present disclosure, a data synchronization method is provided, including: the main control board determines that the memory data changes, and then sends a first abstract of the changed memory data to the standby control board; the standby control board judges whether a second abstract of the locally changed memory data is the same as the first abstract, and if the second abstract is not the same as the first abstract, a data acquisition request is sent to the main control board; the main control board sends the changed memory data to the standby control board; and the standby control board corrects the locally changed memory data according to the memory data sent by the main control board.
In some embodiments, the primary control board and the standby control board simultaneously receive the protocol messages sent by the line card interface board, and perform the same operation according to the protocol messages to obtain local memory data.
In some embodiments, if the first abstract is the same as the second abstract, the standby control board sends a data synchronization message to the main control board; and synchronizing the memory data stored by the mark of the main control board and the memory data stored by the standby control board.
In some embodiments, after the standby control board corrects the locally changed memory data, a third abstract of the corrected memory data is calculated, and the third abstract is sent to the main control board; and when the main control board receives the third abstract, judging whether the third abstract is the same as the first abstract, if so, marking the stored memory data to be synchronous with the memory data stored by the standby control board, otherwise, sending the changed memory data to the standby control board again.
In some embodiments, when the active control board sends the changed memory data to the standby control board, the memory data stored by the tag is not synchronized with the memory data stored by the standby control board.
In some embodiments, after the second abstract is the same as the first abstract and the locally changed memory data is corrected, the standby control board marks the stored memory data to be synchronous with the memory data stored by the main control board.
In some embodiments, after receiving a protocol message, the primary control board and the standby control board respectively send a negotiation message to the line card interface board; and the line card interface board forwards the negotiation message sent by the main control board and discards the negotiation message sent by the standby control board.
According to another aspect of the present disclosure, there is also provided a data synchronization system, including: the main control board is configured to determine that the memory data changes, send a first abstract of the changed memory data to the standby control board, and send the changed memory data to the standby control board when receiving a data acquisition request sent by the standby control board; and the standby control board is configured to judge whether a second abstract of the locally changed memory data is the same as the first abstract, send a data acquisition request to the main control board if the second abstract is not the same as the first abstract, and correct the locally changed memory data according to the memory data sent by the main control board.
In some embodiments, the line card interface board is configured to send the protocol packets to the active control board and the standby control board at the same time, and to forward the negotiation packets returned by the active control board and discard the negotiation packets returned by the standby control board.
According to another aspect of the present disclosure, there is also provided a data synchronization system, including: a memory; and a processor coupled to the memory, the processor configured to perform the data synchronization method as described above based on instructions stored in the memory.
According to another aspect of the present disclosure, a non-transitory computer-readable storage medium is also presented, having stored thereon computer program instructions, which when executed by a processor, implement the above-described data synchronization method.
In the embodiment of the disclosure, whether the stored memory data are consistent or not is judged by the data abstract between the main control board and the standby control board, the main control board sends the changed memory data to the standby control board only under the condition that the data abstract is different, and the standby control board performs data repair, so that the data comparison amount and the data interaction amount between the main control board and the standby control board are reduced.
Other features of the present disclosure and advantages thereof will become apparent from the following detailed description of exemplary embodiments thereof, which proceeds with reference to the accompanying drawings.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the disclosure and together with the description, serve to explain the principles of the disclosure.
The present disclosure may be more clearly understood from the following detailed description, taken with reference to the accompanying drawings, in which:
fig. 1 is a flow diagram of some embodiments of a data synchronization method of the present disclosure.
Fig. 2 is a flow chart illustrating further embodiments of the data synchronization method of the present disclosure.
Fig. 3 is a schematic structural diagram of some embodiments of a data synchronization system of the present disclosure.
Fig. 4 is a schematic structural diagram of another embodiment of the data synchronization system of the present disclosure.
Fig. 5 is a schematic structural diagram of another embodiment of a data synchronization system according to the present disclosure.
Detailed Description
Various exemplary embodiments of the present disclosure will now be described in detail with reference to the accompanying drawings. It should be noted that: the relative arrangement of the components and steps, the numerical expressions, and numerical values set forth in these embodiments do not limit the scope of the present disclosure unless specifically stated otherwise.
Meanwhile, it should be understood that the sizes of the respective portions shown in the drawings are not drawn in an actual proportional relationship for the convenience of description.
The following description of at least one exemplary embodiment is merely illustrative in nature and is in no way intended to limit the disclosure, its application, or uses.
Techniques, methods, and apparatus known to those of ordinary skill in the relevant art may not be discussed in detail but are intended to be part of the specification where appropriate.
In all examples shown and discussed herein, any particular value should be construed as merely illustrative, and not limiting. Thus, other examples of the exemplary embodiments may have different values.
It should be noted that: like reference numbers and letters refer to like items in the following figures, and thus, once an item is defined in one figure, further discussion thereof is not required in subsequent figures.
For the purpose of promoting a better understanding of the objects, aspects and advantages of the present disclosure, reference is made to the following detailed description taken in conjunction with the accompanying drawings.
Fig. 1 is a flow diagram of some embodiments of a data synchronization method of the present disclosure.
In step 110, the active control board determines that the memory data changes, and sends a first summary of the changed memory data to the standby control board.
For example, for a new piece of memory data, the primary control board performs summary calculation on the piece of memory data, and sends the calculated summary to the standby control board. In some embodiments, the memory data is summarized using a hashing algorithm.
The Main control Board is, for example, an ABM (Active Main Board), and the Standby control Board is, for example, an SMB (standard Main Board).
In step 120, the standby control board determines whether the second abstract of the locally changed memory data is the same as the first abstract, and sends a data acquisition request to the primary control board if the second abstract is not the same as the first abstract.
In some embodiments, the standby control board performs summary calculation on the locally changed memory data, and determines whether the calculated summary is the same as the summary sent by the main control board, if so, it indicates that the memory data of the standby control board and the main control board are consistent, otherwise, it indicates that the memory data of the standby control board and the main control board are inconsistent, and the memory data needs to be modified.
In step 130, the active control board sends the changed memory data to the standby control board.
In step 140, the standby control board corrects the locally changed memory data according to the memory data sent by the main control board.
In the above embodiment, whether the stored memory data is consistent or not is judged by the data abstract between the main control board and the standby control board, and the main control board sends the changed memory data to the standby control board only when the data abstract is different, and the standby control board performs data repair, so that data comparison amount and data interaction amount between the main control board and the standby control board are reduced.
In other embodiments of the present disclosure, the primary control board and the standby control board receive the protocol packets sent by the line card interface board at the same time, and perform the same operation according to the protocol packets to obtain local memory data.
In some embodiments, when the line card interface board receives the control plane message, the line card interface board simultaneously sends the message to the primary control board and the standby control board, the primary control board and the standby control board run the same program, and when the same message is received, the same operation is performed on the data to obtain the same memory data, and the core memory data such as the protocol state machine protocol session state is maintained.
In the above embodiment, because the active control board and the standby control board receive the protocol packets at the same time, and perform the same operation according to the protocol packets, local memory data is obtained, and compared with the case where only the active control board receives the packets and performs the operation, the local memory data is sent to the standby control board for data synchronization, which reduces data streams generated during synchronization and the amount of data synchronized during switching of the active control board and the standby control board, and improves the accuracy of data synchronization.
In some embodiments, after receiving a protocol message, the primary control board and the standby control board respectively send a negotiation message to the line card interface board; and the line card interface board forwards the negotiation message sent by the main control board and discards the negotiation message sent by the standby control board so as to ensure that only one protocol message sent back by the line card interface board is available.
Fig. 2 is a flow chart illustrating further embodiments of the data synchronization method of the present disclosure. In this embodiment, the primary control board is exemplified by AMB, and the standby control board is exemplified by SMB.
In step 210, AMB and SMB receive the same protocol packet at the same time, and perform operations on the packet to obtain local memory data. At this time, the memory data of AMB and SMB are changed.
At step 220, AMB sends a first digest of the changed memory data to SMB.
In step 230, the SMB determines whether the second digest of the locally changed memory data is the same as the first digest, if so, performs step 240, otherwise, performs step 250.
At step 240, the SMB sends a data synchronization message to AMB.
In some embodiments, the SMB sends a data block check error-free message to the AMB.
In some embodiments, the SMB tag stores memory data synchronized with the memory data stored by the AMB at step 241. I.e. identifies that the data block is synchronized.
At step 242, the AMB tag stores memory data that is synchronized with the memory data stored by the SMB board.
And when receiving the data synchronization message sent by the SMB, the AMB identifies that the data blocks are synchronized.
At step 250, the SMB sends a data fetch request to AMB.
And when the SMB sends a data acquisition request to the AMB to acquire the memory data which is changed by the AMB, starting a timer and waiting for the memory data sent by the AMB.
At step 251, AMB sends the changed memory data to SMB.
In some embodiments, at step 252, the AMB tag stores memory data that is not synchronized with the SMB stored memory data.
In step 253, the SMB corrects the locally changed memory data according to the memory data sent by the AMB.
At step 254, the SMB computes a third digest of the modified memory data and sends the third digest to the AMB.
In some embodiments, the SMB tag stores memory data synchronized with the memory data stored by the AMB at step 255.
In step 256, when receiving the third digest, the AMB determines whether the third digest is the same as the first digest, and if so, performs step 257, otherwise, performs step 251.
At step 257, the AMB tag stored memory data is synchronized with the memory data stored by the SMB board.
In the above embodiment, the main control board sends the changed memory data to the standby control board only when the summaries of the memory data in the main and standby control boards are different, and the standby control board performs data recovery.
Fig. 3 is a schematic structural diagram of some embodiments of a data synchronization system of the present disclosure. The system includes a primary control panel 310 and a standby control panel 320.
The active control board 310 is configured to determine that the memory data changes, send a first summary of the changed memory data to the standby control board 320, and send the changed memory data to the standby control board 320 when receiving a data acquisition request sent by the standby control board 320.
In some embodiments, the primary controller board 310 is further configured to mark that the stored memory data is not synchronized with the memory data stored by the standby controller board 320 when the changed memory data is sent to the standby controller board 320.
In some embodiments, the primary control board 310 is further configured to mark the stored memory data as being synchronized with the memory data stored by the standby control board 320 upon receiving the data synchronization message sent by the standby control board 320.
In some embodiments, the active control board 310 is further configured to determine whether the third digest is the same as the first digest when receiving the third digest sent by the standby control board 320, mark the stored memory data to be synchronous with the memory data stored by the standby control board 320 if the third digest is the same as the first digest, and send the changed memory data to the standby control board 320 again if the third digest is not the same as the first digest.
The standby control board 320 is configured to determine whether the second abstract of the locally changed memory data is the same as the first abstract, and if the second abstract is not the same as the first abstract, send a data acquisition request to the active control board 310, and correct the locally changed memory data according to the memory data sent by the active control board 310.
In some embodiments, the standby control board 320 is further configured to mark the stored memory data as synchronized with the memory data stored by the primary control board after the second digest is the same as the first digest and the locally changed memory data is corrected.
In some embodiments, the standby control board 320 is further configured to calculate a third digest of the modified memory data after modifying the locally changed memory data, and send the third digest to the active control board 310.
In the above embodiment, whether the stored memory data is consistent or not is judged by the data abstract between the main control board and the standby control board, and the main control board sends the changed memory data to the standby control board only when the data abstract is different, and the standby control board performs data repair, so that data comparison amount and data interaction amount between the main control board and the standby control board are reduced.
In other embodiments of the present disclosure, as shown in fig. 4, the system further includes a line card interface board 410. The active control board 310 and the standby control board 320 are further configured to receive the protocol packets sent by the line card interface board 410 at the same time, and perform the same operation according to the protocol packets to obtain local memory data.
In some embodiments, the primary control board 310 and the standby control board 320 are further configured to return negotiation messages to the line card interface board 410.
In some embodiments, the primary control board 310 and the standby control board 320 run routing protocol software, process the protocol packets received by the line card interface board 410, maintain core memory data such as protocol session state of the protocol state machine, and send back negotiation packets in the protocol session to the line card interface board 410.
In some embodiments, the line card interface board 410 is configured to send the protocol packets to the active control board 310 and the standby control board 320 at the same time, forward the negotiation packets returned by the active control board 310, and discard the negotiation packets returned by the standby control board 320, so as to ensure that there is only one protocol packet sent back by the line card interface board.
The frame type router system carries out information interaction through the main control board, the standby control board and the line card interface board, and can support NSF and NSR functions when the frame type router carries out main and standby control board switching.
Fig. 5 is a schematic structural diagram of another embodiment of a data synchronization system according to the present disclosure. The system 500 includes a memory 510 and a processor 520. Wherein: the memory 510 may be a magnetic disk, flash memory, or any other non-volatile storage medium. The memory is used to store instructions in the embodiments corresponding to fig. 1-2. Processor 520 is coupled to memory 510 and may be implemented as one or more integrated circuits, such as a microprocessor or microcontroller. The processor 520 is configured to execute instructions stored in memory.
In some embodiments, processor 520 is coupled to memory 510 by a BUS BUS 530. The system 500 may also be coupled to an external storage system 550 via a storage interface 540 for facilitating retrieval of external data, and may also be coupled to a network or another computer system (not shown) via a network interface 560. And will not be described in detail herein.
In the embodiment, the data instruction is stored in the memory, and the instruction is processed by the processor, so that the data comparison quantity and the data interaction quantity between the main control board and the standby control board are reduced.
In other embodiments, a computer-readable storage medium has stored thereon computer program instructions which, when executed by a processor, implement the steps of the method in the embodiments corresponding to fig. 1-2. As will be appreciated by one skilled in the art, embodiments of the present disclosure may be provided as a method, apparatus, or computer program product. Accordingly, the present disclosure may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present disclosure may take the form of a computer program product embodied on one or more computer-usable non-transitory storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present disclosure is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the disclosure. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Thus far, the present disclosure has been described in detail. Some details that are well known in the art have not been described in order to avoid obscuring the concepts of the present disclosure. It will be fully apparent to those skilled in the art from the foregoing description how to practice the presently disclosed embodiments.
Although some specific embodiments of the present disclosure have been described in detail by way of example, it should be understood by those skilled in the art that the foregoing examples are for purposes of illustration only and are not intended to limit the scope of the present disclosure. It will be appreciated by those skilled in the art that modifications may be made to the above embodiments without departing from the scope and spirit of the present disclosure. The scope of the present disclosure is defined by the appended claims.
Claims (11)
1. A method of data synchronization, comprising:
the main control board determines that the memory data changes, and then sends a first abstract of the changed memory data to the standby control board;
the standby control board judges whether a second abstract of the locally changed memory data is the same as the first abstract, and if the second abstract is not the same as the first abstract, a data acquisition request is sent to the main control board;
the main control board sends the changed memory data to the standby control board; and
and the standby control board corrects the locally changed memory data according to the memory data sent by the main control board.
2. The data synchronization method of claim 1, further comprising:
the main control board and the standby control board simultaneously receive the protocol messages sent by the line card interface board, and carry out the same operation according to the protocol messages to obtain local memory data.
3. The data synchronization method according to claim 1 or 2, further comprising:
if the first abstract and the second abstract are the same, the standby control board sends a data synchronization message to the main control board; and
and the memory data stored by the mark of the main control board is synchronous with the memory data stored by the standby control board.
4. The data synchronization method according to claim 1 or 2, further comprising:
after the standby control board corrects the locally changed memory data, calculating a third abstract of the corrected memory data, and sending the third abstract to the main control board; and
and when the main control board receives the third abstract, judging whether the third abstract is the same as the first abstract, if so, marking the stored memory data to be synchronous with the memory data stored by the standby control board, and otherwise, sending the changed memory data to the standby control board again.
5. The data synchronization method according to claim 1 or 2, further comprising:
when the main control board sends the changed memory data to the standby control board, the memory data stored by the mark is asynchronous with the memory data stored by the standby control board.
6. The data synchronization method of claim 3, further comprising:
and after the second abstract and the first abstract are the same and the locally changed memory data is corrected, the standby control board marks the stored memory data to be synchronous with the memory data stored by the main control board.
7. The data synchronization method of claim 2, further comprising:
after receiving protocol messages, the main control board and the standby control board respectively send negotiation messages to the line card interface board; and
and the line card interface board forwards the negotiation message sent by the main control board and discards the negotiation message sent by the standby control board.
8. A data synchronization system, comprising:
the main control board is configured to determine that the memory data changes, send a first abstract of the changed memory data to the standby control board, and send the changed memory data to the standby control board when receiving a data acquisition request sent by the standby control board; and
the standby control board is configured to judge whether a second abstract of the locally changed memory data is the same as the first abstract, send a data acquisition request to the main control board if the second abstract is not the same as the first abstract, and correct the locally changed memory data according to the memory data sent by the main control board.
9. The data synchronization system of claim 8, comprising:
and the line card interface board is configured to simultaneously send protocol messages to the main control board and the standby control board, forward a negotiation message returned by the main control board and discard the negotiation message returned by the standby control board.
10. A data synchronization system, comprising:
a memory; and
a processor coupled to the memory, the processor configured to perform the data synchronization method of any of claims 1 to 7 based on instructions stored in the memory.
11. A non-transitory computer readable storage medium having stored thereon computer program instructions which, when executed by a processor, implement the data synchronization method of any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010743348.5A CN114095509A (en) | 2020-07-29 | 2020-07-29 | Data synchronization method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010743348.5A CN114095509A (en) | 2020-07-29 | 2020-07-29 | Data synchronization method and system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114095509A true CN114095509A (en) | 2022-02-25 |
Family
ID=80294897
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010743348.5A Pending CN114095509A (en) | 2020-07-29 | 2020-07-29 | Data synchronization method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114095509A (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070127457A1 (en) * | 2005-12-02 | 2007-06-07 | Cisco Technology, Inc. | Method and apparatus to minimize database exchange in OSPF by using a SHA-1 digest value |
| US20080320188A1 (en) * | 2006-08-24 | 2008-12-25 | Huawei Technologies Co., Ltd. | Method And Apparatus For Backing Up TCP Connection |
| CN101841428A (en) * | 2010-04-30 | 2010-09-22 | 北京星网锐捷网络技术有限公司 | System hot standby processing method, management board and communication equipment |
| CN104021132A (en) * | 2013-12-08 | 2014-09-03 | 郑州正信科技发展股份有限公司 | Method and system for verification of consistency of backup data of host database and backup database |
| CN104111937A (en) * | 2013-04-18 | 2014-10-22 | 中兴通讯股份有限公司 | Master database standby database and data consistency testing and repairing method and device of master database and standby database |
| CN105357048A (en) * | 2015-11-24 | 2016-02-24 | 上海斐讯数据通信技术有限公司 | Method and system for data synchronization of network equipment |
| CN106888110A (en) * | 2016-12-16 | 2017-06-23 | 新华三技术有限公司 | A kind of configuration data synchronization method and device |
-
2020
- 2020-07-29 CN CN202010743348.5A patent/CN114095509A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070127457A1 (en) * | 2005-12-02 | 2007-06-07 | Cisco Technology, Inc. | Method and apparatus to minimize database exchange in OSPF by using a SHA-1 digest value |
| US20080320188A1 (en) * | 2006-08-24 | 2008-12-25 | Huawei Technologies Co., Ltd. | Method And Apparatus For Backing Up TCP Connection |
| CN101841428A (en) * | 2010-04-30 | 2010-09-22 | 北京星网锐捷网络技术有限公司 | System hot standby processing method, management board and communication equipment |
| CN104111937A (en) * | 2013-04-18 | 2014-10-22 | 中兴通讯股份有限公司 | Master database standby database and data consistency testing and repairing method and device of master database and standby database |
| CN104021132A (en) * | 2013-12-08 | 2014-09-03 | 郑州正信科技发展股份有限公司 | Method and system for verification of consistency of backup data of host database and backup database |
| CN105357048A (en) * | 2015-11-24 | 2016-02-24 | 上海斐讯数据通信技术有限公司 | Method and system for data synchronization of network equipment |
| CN106888110A (en) * | 2016-12-16 | 2017-06-23 | 新华三技术有限公司 | A kind of configuration data synchronization method and device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2911341B1 (en) | Method and device for dynamically switching gateway of distributed resilient network interconnect | |
| CN109347705B (en) | Loop detection method and device | |
| CN107733728B (en) | Multi-machine backup method and device | |
| US10972392B2 (en) | Path switching | |
| EP2541847A1 (en) | Method for establishing associated bidirectional label switching path and system thereof | |
| CN112367254A (en) | Cross-device link aggregation method and device and electronic device | |
| CN111654437B (en) | Message forwarding method and device based on data center | |
| EP2775675B1 (en) | Synchronization method among network devices, network device and system | |
| CN114095509A (en) | Data synchronization method and system | |
| CN102231699B (en) | Route processing method in distributed system and distributed system | |
| CN111371680B (en) | Route management method, device, equipment and storage medium for dual-computer hot standby | |
| CN102684865B (en) | Method, system and device for data synchronization | |
| CN110601786B (en) | Time synchronization method, relay equipment and device | |
| CN111107182B (en) | MAC address synchronization method, device, system, equipment and medium | |
| US20190312804A1 (en) | Packet processing method and network device | |
| CN108632125B (en) | Multicast table item management method, device, equipment and machine readable storage medium | |
| CN112910727B (en) | TSN network packet loss rate calculating device, system and method | |
| US8719448B2 (en) | Route determination method and device | |
| CN111800337B (en) | Data center-based method and device, electronic equipment and storage medium | |
| CN109194566B (en) | Method for retransmitting information, storage medium and terminal equipment | |
| CN109361781B (en) | Message forwarding method, device, server, system and storage medium | |
| CN112187408A (en) | Data processing method, system, device, storage medium and processor | |
| CN105512116A (en) | Data synchronization method and device | |
| CN111490935B (en) | Information synchronization method, forwarding unit and control unit in distributed architecture | |
| CN116208548A (en) | Service function chain processing method, service switching function and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |