CN113973502A - 一种高速缓存冲撞处理方法及装置 - Google Patents

一种高速缓存冲撞处理方法及装置 Download PDF

Info

Publication number
CN113973502A
CN113973502A CN202080001161.6A CN202080001161A CN113973502A CN 113973502 A CN113973502 A CN 113973502A CN 202080001161 A CN202080001161 A CN 202080001161A CN 113973502 A CN113973502 A CN 113973502A
Authority
CN
China
Prior art keywords
cache
virtual address
cache line
information
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202080001161.6A
Other languages
English (en)
Other versions
CN113973502B (zh
Inventor
李鹏
张幂
林伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN113973502A publication Critical patent/CN113973502A/zh
Application granted granted Critical
Publication of CN113973502B publication Critical patent/CN113973502B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

本申请实施例公开了一种高速缓存冲撞处理方法及装置,涉及芯片技术领域。该方法可以包括:获取高速缓存的冲撞信息;根据冲撞信息在多个第一缓存行中确定满足预设条件的第二缓存行;该第二缓存行为发生高速缓存冲撞频率较高的缓存行;将第二缓存行在内存中对应的第一虚拟地址中的存储对象,从第一虚拟地址重定位至高速缓存中的第三缓存行在内存中对应的第二虚拟地址;该第三缓存行为发生高速缓存冲撞频率较低的缓存行。这样,可以减少高速缓存冲撞引起的高速缓存缺失,优化CPU的前端性能,从而获得实际运行场景下CPU的良好性能和功耗收益。

Description

PCT国内申请,说明书已公开。

Claims (17)

  1. PCT国内申请,权利要求书已公开。
CN202080001161.6A 2020-05-25 2020-05-25 一种高速缓存冲撞处理方法及装置 Active CN113973502B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/092167 WO2021237424A1 (zh) 2020-05-25 2020-05-25 一种高速缓存冲撞处理方法及装置

Publications (2)

Publication Number Publication Date
CN113973502A true CN113973502A (zh) 2022-01-25
CN113973502B CN113973502B (zh) 2023-11-17

Family

ID=78745118

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080001161.6A Active CN113973502B (zh) 2020-05-25 2020-05-25 一种高速缓存冲撞处理方法及装置

Country Status (2)

Country Link
CN (1) CN113973502B (zh)
WO (1) WO2021237424A1 (zh)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107092493A (zh) * 2017-05-26 2017-08-25 郑州云海信息技术有限公司 一种调整服务器系统性能与功耗的bios选项的系统及方法
CN107479860A (zh) * 2016-06-07 2017-12-15 华为技术有限公司 一种处理器芯片以及指令缓存的预取方法
US20190004968A1 (en) * 2017-06-30 2019-01-03 EMC IP Holding Company LLC Cache management method, storage system and computer program product
US20190121748A1 (en) * 2017-10-23 2019-04-25 Advanced Micro Devices, Inc. Hybrid lower-level cache inclusion policy for cache hierarchy having at least three caching levels
CN109684235A (zh) * 2018-12-27 2019-04-26 长沙理工大学 一种计算机系统应用高速缓存的方法、装置及设备
CN110716887A (zh) * 2019-09-11 2020-01-21 无锡江南计算技术研究所 一种支持写暗示的硬件高速缓存数据装入方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107479860A (zh) * 2016-06-07 2017-12-15 华为技术有限公司 一种处理器芯片以及指令缓存的预取方法
CN107092493A (zh) * 2017-05-26 2017-08-25 郑州云海信息技术有限公司 一种调整服务器系统性能与功耗的bios选项的系统及方法
US20190004968A1 (en) * 2017-06-30 2019-01-03 EMC IP Holding Company LLC Cache management method, storage system and computer program product
US20190121748A1 (en) * 2017-10-23 2019-04-25 Advanced Micro Devices, Inc. Hybrid lower-level cache inclusion policy for cache hierarchy having at least three caching levels
CN109684235A (zh) * 2018-12-27 2019-04-26 长沙理工大学 一种计算机系统应用高速缓存的方法、装置及设备
CN110716887A (zh) * 2019-09-11 2020-01-21 无锡江南计算技术研究所 一种支持写暗示的硬件高速缓存数据装入方法

Also Published As

Publication number Publication date
CN113973502B (zh) 2023-11-17
WO2021237424A1 (zh) 2021-12-02

Similar Documents

Publication Publication Date Title
Kim et al. Exploring the design space of page management for {Multi-Tiered} memory systems
US11169710B2 (en) Method and apparatus for SSD storage access
JP6009589B2 (ja) マルチレベルのキャッシュ階層におけるキャストアウトを低減するための装置および方法
US8365181B2 (en) Method and system for guiding scheduling decisions in clusters of computers using dynamic job profiling
CN104809179A (zh) 访问哈希表的装置和方法
US9727465B2 (en) Self-disabling working set cache
US9880879B1 (en) Identifying task instance outliers based on metric data in a large scale parallel processing system
WO2023108938A1 (zh) 解决高速缓冲存储器地址二义性问题的方法和装置
EP3850492A1 (en) Caching streams of memory requests
JP2020500368A (ja) データプリフェッチング方法、装置、およびシステム
US20220358178A1 (en) Data query method, electronic device, and storage medium
CN113656330B (zh) 确定访问地址的方法和装置
WO2022057749A1 (zh) 内存缺页异常的处理方法、装置、设备及存储介质
US9380126B2 (en) Data collection and distribution management
US11720409B2 (en) Resource processing method and apparatus, and storage medium
CN110750498B (zh) 对象访问方法、装置及存储介质
CN113973502B (zh) 一种高速缓存冲撞处理方法及装置
CN110427394B (zh) 数据操作方法及装置
CN115576872B (zh) 多级缓存的访问检测方法及装置
US9514047B2 (en) Apparatus and method to dynamically expand associativity of a cache memory
CN101963953B (zh) 一种移动富媒体播放器的缓存优化方法
CN112799533B (zh) 触控点确定方法和触控设备
Xi et al. CARIC-DA: Core affinity with a range index for cache-conscious data access in a multicore environment
Basak Benchmarking, Performance Analysis, and Domain-Specific Architectures for Graph Processing Applications
Naderan-Tahan et al. Why Does Data Prefetching Not Work for Modern Workloads?

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant