CN113939843A - 图形上下文跳动 - Google Patents

图形上下文跳动 Download PDF

Info

Publication number
CN113939843A
CN113939843A CN202080043155.7A CN202080043155A CN113939843A CN 113939843 A CN113939843 A CN 113939843A CN 202080043155 A CN202080043155 A CN 202080043155A CN 113939843 A CN113939843 A CN 113939843A
Authority
CN
China
Prior art keywords
state
context
processor
identifier
encapsulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080043155.7A
Other languages
English (en)
Chinese (zh)
Inventor
雷克斯·埃尔登·麦克拉里
罗毅
哈里·J·怀斯
亚历山大·福阿德·阿什卡尔
迈克尔·曼托尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of CN113939843A publication Critical patent/CN113939843A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1009—Address translation using page tables, e.g. page table structures
    • G06F12/1018—Address translation using page tables, e.g. page table structures involving hashing techniques, e.g. inverted page tables
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor
    • G06F16/20—Information retrieval; Database structures therefor; File system structures therefor of structured data, e.g. relational data
    • G06F16/24—Querying
    • G06F16/245—Query processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Computational Linguistics (AREA)
  • Data Mining & Analysis (AREA)
  • Databases & Information Systems (AREA)
  • Image Generation (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
CN202080043155.7A 2019-05-30 2020-05-29 图形上下文跳动 Pending CN113939843A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/426,613 2019-05-30
US16/426,613 US11169811B2 (en) 2019-05-30 2019-05-30 Graphics context bouncing
PCT/US2020/035203 WO2020243482A1 (en) 2019-05-30 2020-05-29 Graphics context bouncing

Publications (1)

Publication Number Publication Date
CN113939843A true CN113939843A (zh) 2022-01-14

Family

ID=73550703

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080043155.7A Pending CN113939843A (zh) 2019-05-30 2020-05-29 图形上下文跳动

Country Status (6)

Country Link
US (1) US11169811B2 (https=)
EP (1) EP3977270A4 (https=)
JP (1) JP7402897B2 (https=)
KR (1) KR102682383B1 (https=)
CN (1) CN113939843A (https=)
WO (1) WO2020243482A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11694384B2 (en) * 2020-10-30 2023-07-04 Qualcomm Incorporated Fast incremental shared constants
US12137081B2 (en) * 2021-09-09 2024-11-05 Texas Instruments Incorporated Resource access in a microcontroller
US12406321B2 (en) * 2023-02-27 2025-09-02 Qualcomm Incorporated Elimination cache
US20240378790A1 (en) * 2023-05-09 2024-11-14 Advanced Micro Devices, Inc. Pipelined graphics state management
WO2025058851A1 (en) * 2023-09-13 2025-03-20 Qualcomm Incorporated Context merge with global event and dead draw merge
US20250299286A1 (en) * 2024-03-22 2025-09-25 Arm Limited Graphics processing systems

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060187196A1 (en) * 2005-02-08 2006-08-24 Underkoffler John S System and method for gesture based control system
US7634637B1 (en) * 2005-12-16 2009-12-15 Nvidia Corporation Execution of parallel groups of threads with per-instruction serialization
US20100131549A1 (en) * 2006-02-08 2010-05-27 Oblong Industries, Inc. Multi-process interactive systems and methods
US7979683B1 (en) * 2007-04-05 2011-07-12 Nvidia Corporation Multiple simultaneous context architecture
US20160055609A1 (en) * 2014-08-25 2016-02-25 Advanced Micro Devices, Inc. Graphics processing method, system, and apparatus

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050195186A1 (en) * 2004-03-02 2005-09-08 Ati Technologies Inc. Method and apparatus for object based visibility culling
US7545381B2 (en) * 2005-11-10 2009-06-09 Via Technologies, Inc. Interruptible GPU and method for context saving and restoring
US8593465B2 (en) * 2007-06-13 2013-11-26 Advanced Micro Devices, Inc. Handling of extra contexts for shader constants
US8736624B1 (en) * 2007-08-15 2014-05-27 Nvidia Corporation Conditional execution flag in graphics applications
US8139070B1 (en) * 2007-10-03 2012-03-20 Matrox Graphics, Inc. Systems for and methods of context switching in a graphics processing system
US9003389B2 (en) * 2010-05-25 2015-04-07 Red Hat, Inc. Generating an encoded package profile based on executing host processes
US9086813B2 (en) * 2013-03-15 2015-07-21 Qualcomm Incorporated Method and apparatus to save and restore system memory management unit (MMU) contexts
US9563466B2 (en) 2013-11-05 2017-02-07 Intel Corporation Method and apparatus for supporting programmable software context state execution during hardware context restore flow
US10437637B1 (en) * 2015-05-26 2019-10-08 Thin CI, Inc. Configurable scheduler for graph processing on multi-processor computing systems
US11416282B2 (en) * 2015-05-26 2022-08-16 Blaize, Inc. Configurable scheduler in a graph streaming processing system
US10397362B1 (en) * 2015-06-24 2019-08-27 Amazon Technologies, Inc. Combined cache-overflow memory structure
GB2543866B (en) * 2016-03-07 2017-11-01 Imagination Tech Ltd Task assembly for SIMD processing
US20180191632A1 (en) * 2016-12-30 2018-07-05 Intel Corporation Flexible packet scheduling
US10572258B2 (en) 2017-04-01 2020-02-25 Intel Corporation Transitionary pre-emption for virtual reality related contexts
US12160369B2 (en) * 2019-02-15 2024-12-03 Intel Corporation Processor related communications
US10841225B2 (en) * 2019-03-06 2020-11-17 Arista Networks, Inc. Load balancing using dynamically resizable consistent hashing

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060187196A1 (en) * 2005-02-08 2006-08-24 Underkoffler John S System and method for gesture based control system
US7634637B1 (en) * 2005-12-16 2009-12-15 Nvidia Corporation Execution of parallel groups of threads with per-instruction serialization
US20100131549A1 (en) * 2006-02-08 2010-05-27 Oblong Industries, Inc. Multi-process interactive systems and methods
US7979683B1 (en) * 2007-04-05 2011-07-12 Nvidia Corporation Multiple simultaneous context architecture
US20160055609A1 (en) * 2014-08-25 2016-02-25 Advanced Micro Devices, Inc. Graphics processing method, system, and apparatus
CN105469354A (zh) * 2014-08-25 2016-04-06 超威半导体公司 图形处理方法、系统和设备

Also Published As

Publication number Publication date
JP2022534438A (ja) 2022-07-29
WO2020243482A1 (en) 2020-12-03
EP3977270A1 (en) 2022-04-06
US11169811B2 (en) 2021-11-09
KR20220003141A (ko) 2022-01-07
US20200379767A1 (en) 2020-12-03
EP3977270A4 (en) 2023-06-28
KR102682383B1 (ko) 2024-07-08
JP7402897B2 (ja) 2023-12-21

Similar Documents

Publication Publication Date Title
JP7402897B2 (ja) グラフィックスコンテキストバウンシング
US12315033B2 (en) Modifying processing of commands in a command queue based on accessed data related to a command
US8269780B2 (en) Batching graphics operations with time stamp tracking
US9697579B2 (en) Multi-processor graphics rendering
CN101261729B (zh) 在分布式图形处理单元内管理多重执行绪的系统与方法
US8085280B2 (en) Asymmetric two-pass graphics scaling
US11734869B2 (en) Graphics processing
CN110998665A (zh) 用于图形处理的穿通技术
US12322023B2 (en) Graphics processing method, system and storage medium for achieving increased hidden surface removal efficiency
WO2012147364A1 (en) Heterogeneous graphics processor and configuration method thereof
US20240169619A1 (en) Graphics processors
US12524948B2 (en) Graphics processors and graphics processing method for achieving increased hidden surface removal efficiency
US20240378790A1 (en) Pipelined graphics state management
CN101918982B (zh) 图形流水线的有效状态管理
US20240169646A1 (en) Graphics processors
US20240169649A1 (en) Graphics processors
US12266052B2 (en) Graphics processors
CN108536644B (zh) 由装置端推核心入队列的装置
US11900123B2 (en) Marker-based processor instruction grouping
US20240169647A1 (en) Graphics processors
US20240169644A1 (en) Graphics processors
US20240169648A1 (en) Graphics processors
GB2624425A (en) Graphics processors
EP4619945A1 (en) Graphics processors
GB2624429A (en) Graphics processors

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination