CN113919257A - 一种编译仿真文件的方法、装置、设备及存储介质 - Google Patents
一种编译仿真文件的方法、装置、设备及存储介质 Download PDFInfo
- Publication number
- CN113919257A CN113919257A CN202111194420.4A CN202111194420A CN113919257A CN 113919257 A CN113919257 A CN 113919257A CN 202111194420 A CN202111194420 A CN 202111194420A CN 113919257 A CN113919257 A CN 113919257A
- Authority
- CN
- China
- Prior art keywords
- compiled
- compiling
- blocks
- compilation
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Stored Programmes (AREA)
Abstract
Description
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111194420.4A CN113919257A (zh) | 2021-10-13 | 2021-10-13 | 一种编译仿真文件的方法、装置、设备及存储介质 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111194420.4A CN113919257A (zh) | 2021-10-13 | 2021-10-13 | 一种编译仿真文件的方法、装置、设备及存储介质 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN113919257A true CN113919257A (zh) | 2022-01-11 |
Family
ID=79240017
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111194420.4A Pending CN113919257A (zh) | 2021-10-13 | 2021-10-13 | 一种编译仿真文件的方法、装置、设备及存储介质 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113919257A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115828805A (zh) * | 2022-10-21 | 2023-03-21 | 芯华章科技(北京)有限公司 | 分割逻辑系统设计的方法、设备及存储介质 |
CN117521569A (zh) * | 2023-12-07 | 2024-02-06 | 摩尔线程智能科技(北京)有限责任公司 | 芯片功能仿真方法、装置、电子设备及存储介质 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040154002A1 (en) * | 2003-02-04 | 2004-08-05 | Ball Michael S. | System & method of linking separately compiled simulations |
CN112269580A (zh) * | 2020-11-18 | 2021-01-26 | 深圳市欢太科技有限公司 | 增量编译控制方法及装置、存储介质和电子设备 |
CN112783508A (zh) * | 2021-02-01 | 2021-05-11 | 北京百度网讯科技有限公司 | 文件的编译方法、装置、设备以及存储介质 |
WO2021184304A1 (zh) * | 2020-03-19 | 2021-09-23 | 深圳市欢太科技有限公司 | 分布式编译缓存方法及系统 |
-
2021
- 2021-10-13 CN CN202111194420.4A patent/CN113919257A/zh active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040154002A1 (en) * | 2003-02-04 | 2004-08-05 | Ball Michael S. | System & method of linking separately compiled simulations |
WO2021184304A1 (zh) * | 2020-03-19 | 2021-09-23 | 深圳市欢太科技有限公司 | 分布式编译缓存方法及系统 |
CN112269580A (zh) * | 2020-11-18 | 2021-01-26 | 深圳市欢太科技有限公司 | 增量编译控制方法及装置、存储介质和电子设备 |
CN112783508A (zh) * | 2021-02-01 | 2021-05-11 | 北京百度网讯科技有限公司 | 文件的编译方法、装置、设备以及存储介质 |
Non-Patent Citations (2)
Title |
---|
吕丽民等: "C及C++程序设计", 31 May 1995, 北京:人民邮电出版社, pages: 91 * |
李响: "使用先进技术来加速SoC验证", 电子产品世界, vol. 20, no. 12, 4 December 2013 (2013-12-04), pages 51 - 54 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115828805A (zh) * | 2022-10-21 | 2023-03-21 | 芯华章科技(北京)有限公司 | 分割逻辑系统设计的方法、设备及存储介质 |
CN117521569A (zh) * | 2023-12-07 | 2024-02-06 | 摩尔线程智能科技(北京)有限责任公司 | 芯片功能仿真方法、装置、电子设备及存储介质 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7529655B2 (en) | Program product for defining and recording minimum and maximum event counts of a simulation utilizing a high level language | |
US9760668B2 (en) | Automating system on a chip customized design integration, specification, and verification through a single, integrated service | |
US8694931B1 (en) | Systems and methods for super-threading of integrated circuit design programs | |
JP4508657B2 (ja) | Asic/soc製造におけるプロトタイプホールドを回避するための製造方法と装置 | |
US8473273B2 (en) | Fault support in an emulation environment | |
US20030191869A1 (en) | C-API instrumentation for HDL models | |
CN113919257A (zh) | 一种编译仿真文件的方法、装置、设备及存储介质 | |
US20030191620A1 (en) | Dynamic loading of C-API HDL model instrumentation | |
US7203633B2 (en) | Method and system for selectively storing and retrieving simulation data utilizing keywords | |
US6934885B2 (en) | Fail thresholding in a batch simulation farm network | |
US7925489B2 (en) | Defining and recording threshold-qualified count events of a simulation by testcases | |
US7454325B2 (en) | Method, system and program product for defining and recording threshold-qualified count events of a simulation by testcases | |
US8050902B2 (en) | Reporting temporal information regarding count events of a simulation | |
US7194400B2 (en) | Method and system for reducing storage and transmission requirements for simulation results | |
US7143018B2 (en) | Non-redundant collection of harvest events within a batch simulation farm network | |
US6907378B2 (en) | Empirical data based test optimization method | |
US6934656B2 (en) | Auto-linking of function logic state with testcase regression list | |
US12055588B2 (en) | Testbenches for electronic systems with automatic insertion of verification features | |
US7337103B2 (en) | Method and apparatus for the automatic correction of faulty wires in a logic simulation hardware emulator / accelerator | |
CN114416460A (zh) | 分析基带性能的方法和仿真系统 | |
US7873506B2 (en) | Simulation framework with support for multiple integrated circuits having potentially differing characteristics | |
CN106291312A (zh) | 一种用于加速芯片仿真和调试的方法和芯片测试系统 | |
CN118917272B (zh) | 用于提取芯片功耗评估波形的方法及计算设备 | |
US20060089826A1 (en) | Method, system and program product for defining and recording minimum and maximum count events of a simulation | |
JPH11265980A (ja) | 集積回路の故障検証方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Applicant after: Haining yisiwei IC Design Co.,Ltd. Applicant after: Beijing ESWIN Computing Technology Co.,Ltd. Address before: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Applicant before: Haining yisiwei IC Design Co.,Ltd. Applicant before: Beijing yisiwei Computing Technology Co.,Ltd. |
|
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Country or region after: China Address after: 314499 Building 1, Juanhu Science and Technology Innovation Park, No. 500 Shuiyueting East Road, Xiashi Street, Haining City, Jiaxing City, Zhejiang Province (self declared) Applicant after: Haining Yisiwei Computing Technology Co.,Ltd. Applicant after: Beijing ESWIN Computing Technology Co.,Ltd. Address before: Room 263, block B, science and technology innovation center, 128 Shuanglian Road, Haining Economic Development Zone, Haining City, Jiaxing City, Zhejiang Province, 314400 Applicant before: Haining yisiwei IC Design Co.,Ltd. Country or region before: China Applicant before: Beijing ESWIN Computing Technology Co.,Ltd. |