CN113890551B - Broadband radio frequency front end receiving circuit - Google Patents

Broadband radio frequency front end receiving circuit Download PDF

Info

Publication number
CN113890551B
CN113890551B CN202111197271.7A CN202111197271A CN113890551B CN 113890551 B CN113890551 B CN 113890551B CN 202111197271 A CN202111197271 A CN 202111197271A CN 113890551 B CN113890551 B CN 113890551B
Authority
CN
China
Prior art keywords
common
circuit
output
signal
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111197271.7A
Other languages
Chinese (zh)
Other versions
CN113890551A (en
Inventor
戴若凡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huahong Grace Semiconductor Manufacturing Corp filed Critical Shanghai Huahong Grace Semiconductor Manufacturing Corp
Priority to CN202111197271.7A priority Critical patent/CN113890551B/en
Publication of CN113890551A publication Critical patent/CN113890551A/en
Application granted granted Critical
Publication of CN113890551B publication Critical patent/CN113890551B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06—Receivers
    • H04B1/10—Means associated with receiver for limiting or suppressing noise or interference

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

The application relates to the technical field of radio frequency front end integrated circuit design, in particular to a broadband radio frequency front end receiving circuit. The method comprises the following steps: the broadband noise elimination input amplification circuit and the output mixing circuit; the broadband noise canceling input amplification circuit includes: the common-gate amplifier circuit, the common-source amplifier circuit and the common-source inductor are connected in series; the output end of the common-gate amplifying circuit is connected with the first phase input end of the output mixing circuit and is used for amplifying the radio-frequency signal received by the input end and outputting a first superposed signal; the output end of the common source amplifying circuit is connected with the second phase input end of the output mixing circuit and used for amplifying the radio-frequency signal and outputting a second superposed signal. The first end of the common source inductor is connected with the input end of the common-gate amplifying circuit and the input end of the common-source amplifying circuit, and a tap of the common-source inductor is connected with the common end of the common-source amplifying circuit; the first superimposed signal and the second superimposed signal are subjected to large-scale reverse phase cancellation such as noise in the output mixer circuit, and an intermediate frequency signal is output at an output end of the output mixer circuit.

Description

Broadband radio frequency front end receiving circuit
Technical Field
The application relates to the technical field of radio frequency front-end integrated circuit design, in particular to a broadband radio frequency front-end receiving circuit.
Background
A broadband radio frequency front end receiving circuit is required to receive and amplify a radio frequency signal having excellent noise performance in a broadband frequency range with low current consumption and down-convert the radio frequency signal so that the signal frequency changes to an intermediate frequency band.
Fig. 1 shows a wideband radio frequency front end receiving circuit provided in the related art, and it can be seen from fig. 1 that the wideband radio frequency front end receiving circuit in the related art includes an input noise cancellation amplifying stage for canceling input noise, and an output mixing stage.
The input noise elimination amplification stage comprises a common-gate amplification circuit and a common-source amplification circuit, wherein the output end of the common-gate amplification circuit is connected with the positive-phase input end + of the output mixing stage, and the output end of the common-source amplification circuit is connected with the negative-phase input end-of the output mixing stage.
The broadband radio frequency front-end receiving circuit provided by the related art is difficult to control the amplitude and phase of noise while ensuring good input impedance matching in a broadband frequency range, so that good noise and other large inverse elimination in the broadband frequency range are difficult to realize. In addition, the cascade structure of the input amplifying circuit and the output mixing circuit of the broadband radio frequency front end receiving circuit in the related art consumes large direct current power consumption, and the gain and noise of the output mixing stage under the broadband have the problem of broadband flatness.
Disclosure of Invention
The application provides a broadband radio frequency front end receiving circuit which can solve the problem of insufficient performance in the related technology.
In order to solve the technical problem described in the background, the present application provides a wideband radio frequency front end receiving circuit, including: the broadband noise elimination input amplification circuit and the output mixing circuit;
the broadband noise canceling input amplification circuit includes: the common-gate amplifier circuit, the common-source amplifier circuit and the common-source inductor are connected in series;
the output end of the common-gate amplifying circuit is connected with the first phase input end of the output mixing circuit, and the input end of the common-gate amplifying circuit is used for receiving a radio-frequency signal RFin; the common-gate amplifying circuit is used for amplifying the radio-frequency signal RFin received by the input end and outputting a first superposed signal S 1+ N 1- A first phase input to said output mixer circuit;
the output end of the common-source amplifying circuit is connected with the second phase input end of the output mixing circuit, the input end of the common-source amplifying circuit is used for receiving a radio-frequency signal RFin, and the common-source amplifying circuit is used for amplifying the radio-frequency signal RFin and outputting a second superposed signal S 2- N 2- A second phase input to said output mixer circuit;
wherein the first superimposed signal S 1+ N 1- Including a superimposed first amplified signal S 1+ And a first noise signal N 1- (ii) a The second superimposed signal S 2- N 2- Including a superimposed second amplified signal S 2- And a second noise signal N 2- (ii) a The first amplified signal S 1+ And the second amplified signal S 2- In opposite phase, the first noise signal N 1- And the second noise signal N 2- The phases are the same;
the common source inductor comprises a first end, a second end and a tap positioned between the first end and the second end; the first end of the common source inductor is connected with the input end of the common gate amplifying circuit and the input end of the common source amplifying circuit, the second end of the common source inductor is grounded, and a tap of the common source inductor is connected with the common end of the common source amplifying circuit;
the first superimposed signal S 1+ N 1- And the second superimposed signal S 2- N 2- The output mixer circuit performs large phase inversion cancellation such as noise, and outputs an intermediate frequency signal at an output terminal of the output mixer circuit.
Optionally, the common-source amplifying circuit includes a common-source MOS transistor M2, a gate of the common-source MOS transistor M2 is an input end of the common-source amplifying circuit, a drain is an output end of the common-source amplifying circuit, and a source is a common end of the common-source amplifying circuit;
the grid electrode of the common-source MOS tube M2 is connected with one end of a second grid electrode resistor Rg2, and the other end of the second grid electrode resistor Rg2 is connected with a second grid electrode voltage Vg2;
and the source electrode of the common source MOS tube M2 is connected with a tap of the common source inductor.
Optionally, the common-gate amplifying circuit includes a common-gate MOS transistor M1, a source of the common-gate MOS transistor M1 is an input end of the common-gate amplifying circuit, a drain of the common-gate MOS transistor M1 is an output end of the common-gate amplifying circuit, and a gate of the common-gate MOS transistor M1 is a common end of the common-gate amplifying circuit;
the grid electrode of the common-grid MOS tube M1 is connected with one end of a first grid electrode resistor Rg1, and the other end of the first grid electrode resistor Rg1 is connected with a first grid electrode voltage Vg1;
the source electrode of the common-gate MOS tube M1 is connected with the first end of a common-source inductor, one end of a first input capacitor and one end of a second input capacitor, the other end of the first input capacitor is connected with a radio-frequency signal RFin, and the other end of the second input capacitor is connected with the grid electrode of the common-source MOS tube M2.
Optionally, the wideband radio frequency front end receiving circuit further includes a current multiplexing circuit, where the current multiplexing circuit includes a first current path, a second current path, and a third current path, and the first current path and the second current path are branches of the third current path;
the first current path is connected with the common-gate amplifying circuit and is used for providing a first bias direct current I1 for the common-gate amplifying circuit;
the second current path is connected with the common-source amplifying circuit and is used for providing a second bias direct current I2 for the common-source amplifying circuit;
the third current path is connected to the output mixer circuit, and is configured to share a third bias dc current I3 provided by the output mixer circuit with the first current path and the second current path.
Optionally, a sum of the first bias direct current I1 and the second bias direct current I2 is equal to the third bias direct current I3.
Optionally, the output mixer circuit further includes a dc input terminal and a dc output terminal, and a dc path is formed between the dc input terminal and the dc output terminal;
the input end of the third current path is connected to the dc output end, so that a third bias dc current I3 formed in the dc path flows into the third bias dc current I3.
Optionally, the current multiplexing circuit includes a current multiplexing inductor, and the current multiplexing inductor includes a first end, a second end, and a tap;
the first end of the current multiplexing inductor is connected with the input end of the first current path, and the current multiplexing inductor which is positioned between the first end of the current multiplexing inductor and a tap of the current multiplexing inductor is a common-gate drain load inductor section L d1 ；
The second end of the current multiplexing inductor is connected with the input end of the second current path, and the current multiplexing inductor which is positioned between the second end of the current multiplexing inductor and a tap of the current multiplexing inductor is a common-source drain load inductor section L d2 。
Optionally, the third bias dc current I3 passes through the common-gate drain load inductor segment L d1 The first bias direct current I1 is formed by shunting, and the first bias direct current I1 flows into the common-gate amplifying circuit through the first current path;
the third bias direct current I3 passes through the common source drain load inductor segment L d2 Is shunted to form the second biasing direct current I2,the second bias direct current I2 flows into the common source amplifying circuit through the second current path.
Optionally, a tap of the current multiplexing inductor is grounded through a bypass capacitor.
Optionally, the output mixing circuit further includes a local oscillation signal input end, where the local oscillation signal input end includes a first phase local oscillation signal input end LI1 and a second phase local oscillation signal input end LI2;
the first phase local oscillator signal input end LI1 is used for receiving a first phase local oscillator signal LOS1, the second phase local oscillator signal input end LI2 is used for receiving a second phase local oscillator signal LOS2, and the first phase local oscillator signal LOS1 and the second phase local oscillator signal LOS2 are identical in frequency and opposite in phase.
Optionally, the output mixer circuit further includes a transconductance output intermediate terminal, where the transconductance output intermediate terminal includes a first transconductance output intermediate terminal I1 and a second transconductance output intermediate terminal I2;
a first coupling feedback module is connected between the first transconductance output intermediate end I1 and the first phase input end T1, and the first coupling feedback module is used for feedback regulation of the first superposed signal S 1+ N 1- Gain and noise flatness characteristics;
a second coupling feedback module is connected between the second transconductance output intermediate end I2 and the second phase input end T2, and the second coupling feedback module is used for feedback adjustment of the second superposed signal S 2- N 2- Gain and noise flatness characteristics.
Optionally, the output mixer circuit includes a first transconductance unit M3, a second transconductance unit M4, a switching stage circuit, and a load circuit;
the gate of the first transconductance unit M3 is a first phase input end T1 of the output mixer circuit, and the drain of the first transconductance unit M3 is a second transconductance output intermediate end I2;
the gate of the second transconductance unit M4 is a second phase input end T2 of the output mixer circuit, and the drain of the second transconductance unit M4 is a first transconductance output middle end I1;
a first input end of the switching stage circuit is connected with the first transconductance output middle end I1, a second input end of the switching stage circuit is connected with the second transconductance output middle end I2, and an output end of the switching stage circuit is an intermediate frequency signal output end of the output mixer circuit;
the switching stage circuit is connected with a first phase local oscillator signal input end LI1 and a second phase local oscillator signal input end LI2; the on-off of the switching stage circuit is controlled through a first phase local oscillator signal LOS1 and a second phase local oscillator signal LOS2 so as to control signals to carry out reversing frequency conversion;
the load circuit is connected with a working power supply VDD and used for enabling an intermediate frequency signal output end of the output mixing circuit to output an intermediate frequency signal.
The technical scheme at least comprises the following advantages: through the connection structure of the common-source inductor Ls and the common-gate amplification circuit and the common-source amplification circuit, the negative feedback of the common-gate amplification circuit and the common-source amplification circuit can be adjusted, so that the first amplified signal S is 1+ And a second amplified signal S 2- Within a broadband frequency range, the first noise signal N is controlled while ensuring good input impedance matching 1- And a second noise signal N 2- So that the output mixer circuit can realize good noise and other large phase reversal elimination in a broadband frequency range.
Drawings
In order to more clearly illustrate the detailed description of the present application or the technical solutions in the prior art, the drawings needed to be used in the detailed description of the present application or the prior art description will be briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present application, and other drawings can be obtained by those skilled in the art without creative efforts.
Fig. 1 shows a broadband radio frequency front end receiving circuit provided in the related art;
fig. 2 is a block diagram illustrating a wideband rf front-end receiving circuit according to an embodiment of the present application;
fig. 3 is a schematic diagram illustrating a circuit connection of a part of a wideband rf front-end receiving circuit according to an embodiment of the present application;
FIG. 4 illustrates a circuit schematic of an output mixer circuit provided by an embodiment of the present application;
fig. 5 is a graph illustrating curves of gain and noise coefficients at a wide frequency band of 1.8GHz-4.2GHz when an intermediate frequency signal is obtained after wideband rf front-end reception in the related art and an intermediate frequency signal obtained in an embodiment of the present application are shown.
Detailed Description
The technical solutions in the present application will be described clearly and completely with reference to the accompanying drawings, and it is obvious that the described embodiments are some, but not all embodiments of the present application. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the description of the present application, it should be noted that the terms "center", "upper", "lower", "left", "right", "vertical", "horizontal", "inner", "outer", and the like indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings, and are only for convenience of description and simplicity of description, and do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be construed as limiting the present application. Furthermore, the terms "first," "second," and "third" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance.
In the description of the present application, it is to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "connected" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; the connection can be mechanical connection or electrical connection; the two elements may be directly connected or indirectly connected through an intermediate medium, or may be communicated with each other inside the two elements, or may be wirelessly connected or wired connected. The specific meaning of the above terms in the present application can be understood in a specific case by those of ordinary skill in the art.
In addition, the technical features mentioned in the different embodiments of the present application described below may be combined with each other as long as they do not conflict with each other.
Fig. 2 shows a block diagram of a wideband rf front-end receiving circuit according to an embodiment of the present application, and as can be seen from fig. 2, the wideband rf front-end receiving circuit includes: wideband noise cancellation input amplification circuit 210 and output mixing circuit 220.
The wideband noise canceling input amplification circuit 210 includes: the amplifier comprises a common-gate amplifying circuit 211, a common-source amplifying circuit 212 and a common-source inductor LS.
An output end of the common-gate amplifying circuit 211 is connected to a first phase input end T1 of the output mixing circuit 220, and an input end of the common-gate amplifying circuit 211 is used for receiving a radio frequency signal RFin; the common-gate amplifying circuit 211 is configured to amplify the radio frequency signal RFin received by the input terminal and output a first superimposed signal S 1+ N 1- To the first phase input T1 of the output mixer circuit 220.
The output end of the common-source amplifying circuit 212 is connected to the second phase input end T2 of the output mixer circuit 220, and the input end of the common-source amplifying circuit 212 is used for receiving a radio frequency signal RFin; the common source amplifying circuit 212 is used for amplifying the radio frequency signal RFin and outputting a second superimposed signal S 2- N 2- To the second phase input T2 of the output mixer circuit 220.
Wherein the first superposed signal S 1+ N 1- Comprising a superimposed first amplified signal S 1+ And a first noise signal N 1- (ii) a The second superposed signal S 2- N 2- Including a superimposed second amplified signal S 2- And a second noise signal N 2- (ii) a The first amplified signal S 1+ And said second amplified signal S 2- In opposite phase, the first noise signal N 1- And said second noise signal N 2- The phases are the same.
The common source inductor Ls includes a first terminal A1, a second terminal A2, and a tap A3 located between the first terminal A1 and the second terminal A2. A first terminal A1 of the common-source inductor Ls is connected to the input terminal of the common-gate amplifier circuit 211 and the input terminal of the common-source amplifier circuit 212, a second terminal A2 of the common-source inductor Ls is grounded, and a tap A3 of the common-source inductor Ls is connected to the common terminal of the common-source amplifier circuit 212.
The first superimposed signal S input to the output mixer circuit 220 1+ N 1- And a second superimposed signal S 2- N 2- The output mixer circuit 220 performs large phase inversion cancellation such as noise, and the output terminal OUT of the output mixer circuit 220 outputs an intermediate frequency signal IF.
In this embodiment, the negative feedback of the common-gate amplifier circuit 211 and the common-source amplifier circuit 212 can be adjusted through the connection structure of the common-source inductor Ls and the common-gate amplifier circuit 211 and the common-source amplifier circuit 212, so that the first amplified signal S is obtained 1+ And a second amplified signal S 2- In a broadband frequency range, the first noise signal N is controlled while ensuring good input impedance matching 1- And a second noise signal N 2- Such that the output mixer circuit 220 can achieve good noise and other large phase cancellation over a wide frequency range.
The output mixer circuit 220 includes: the device comprises a first phase input end T1, a second phase input end T2, a direct current input end DCI, a direct current output end DCO, a local oscillator signal input end, a transconductance output intermediate end and an intermediate frequency signal output end.
The first phase input terminal T1 is connected to the output terminal of the common-gate amplifier circuit 211, and is configured to receive the first superimposed signal S 1+ N 1- 。
The second phase input terminal T2 is connected to the output terminal of the common source amplifying circuit 212 for receiving the second superimposed signal S 2- N 2- 。
The local oscillator signal input end is used for receiving a local oscillator signal; the intermediate frequency signal output end is used for outputting an intermediate frequency signal;
alternatively, the local oscillator signal inputs may include a first phase local oscillator signal input LI1 and a second phase local oscillator signal input LI2. The transconductance output intermediate end comprises a first transconductance output intermediate end I1 and a second transconductance output intermediate end I2. The if signal output terminal may include a first phase if signal output terminal OUT1 and a second phase if signal output terminal OUT2.
The first phase local oscillator signal input end LI1 is used for receiving a first phase local oscillator signal LOS1, the second phase local oscillator signal input end LI2 is used for receiving a second phase local oscillator signal LOS2, and the first phase local oscillator signal LOS1 and the second phase local oscillator signal LOS2 are identical in frequency and opposite in phase.
A first coupling feedback module 241 is connected between the first transconductance output intermediate terminal I1 and the first phase input terminal T1, and a second coupling feedback module 242 is connected between the second transconductance output intermediate terminal I2 and the second phase input terminal T2. The first coupling feedback module 241 is used for feedback-adjusting the first superimposed signal S 1+ N 1- A gain and noise flatness characteristic, the second coupling feedback module 242 is used for feedback adjusting the second superposed signal S 2- N 2- Gain and noise flatness characteristics of (1).
The first phase intermediate frequency signal output terminal OUT1 is capable of outputting a first phase intermediate frequency signal IF1, and the second phase intermediate frequency signal output terminal OUT2 is capable of outputting a second phase intermediate frequency signal IF2, wherein the first phase intermediate frequency signal IF1 and the second phase intermediate frequency signal IF2 have the same frequency and opposite phases.
With continued reference to fig. 2, the wideband rf front end receive circuitry includes current multiplexing circuitry 230.
The current multiplexing circuit 230 includes a first current path 231, a second current path 232, and a third current path 233. The first current path 231 and the second current path 232 are branches of the third current path 233.
The first current path 231 is connected to the common-gate amplifier circuit 211, and is used for providing a first bias direct current I1 to the common-gate amplifier circuit 211.
The second current path 232 is connected to the common-source amplifying circuit 212, and is configured to provide a second bias direct current I2 to the common-source amplifying circuit 232.
And the sum of the first bias direct current I1 and the second bias direct current I2 is equal to the third bias direct current I3.
The third current path 233 is connected to the dc output DCO of the output mixer circuit 220, and is used for sharing the third bias dc current I3 provided by the output mixer circuit 220 to the first current path 231 and the second current path 232. A dc path is formed between the dc input terminal DCI and the dc output terminal DCO of the output mixer circuit 220, so that a third bias dc current I3 formed in the dc path flows into the third bias dc current I3.
Fig. 3 shows a schematic circuit diagram of a part of a wideband rf front end receiving circuit according to an embodiment of the present application.
As can be seen from fig. 3, the common-gate amplifier circuit 211 of the wideband noise cancellation input amplifier circuit 210 includes a common-gate MOS transistor M1, a source of the common-gate MOS transistor M1 is an input terminal of the common-gate amplifier circuit 211, a drain of the common-gate MOS transistor M1 is an output terminal of the common-gate amplifier circuit 211, and a gate of the common-gate MOS transistor M1 is a common terminal of the common-gate amplifier circuit 211. The drain electrode of the common-gate MOS transistor M1 is connected with a first coupling capacitor C D3 And an output terminal of the first current path 231 of the current multiplexing circuit 230, a first coupling capacitor C D3 And the other end thereof is connected to a first phase input terminal T1 of the output mixer circuit 220.
The grid electrode of the common-grid MOS tube M1 is connected with one end of a first grid electrode resistor Rg1, and the other end of the first grid electrode resistor Rg1 is connected with a first grid electrode voltage Vg1.
The source electrode of the common-gate MOS tube M1 is connected with a first end A1 of a common-source inductor LS and a first input capacitor C in1 And a second input capacitance C in2 One terminal of the first input capacitor C in1 The other end of the first input capacitor is connected with a radio frequency signal RFin, and the second input capacitor C in2 The other end of the transistor is connected with the grid of the common source MOS transistor M2.
As can be seen from fig. 3, the common-source amplifier circuit 212 of the wideband noise cancellation input amplifier circuit 210 includes a common-source MOS transistor M2, a gate of the common-source MOS transistor M2 is an input terminal of the common-source amplifier circuit 212, a drain of the common-source MOS transistor M2 is an output terminal of the common-source amplifier circuit 212, and a source of the common-source MOS transistor M2 is a common terminal of the common-source amplifier circuit 212; the drain electrode of the common source MOS tube M2 is connected with a second coupling capacitor C C2 And an output terminal of a second current path 232 of the current multiplexing circuit 230, a second coupling capacitor C C2 To another one ofWhich is connected to the second phase input T2 of the output mixer circuit 220.
The grid electrode of the common-source MOS tube M2 is connected with one end of a second grid electrode resistor Rg2, and the other end of the second grid electrode resistor Rg2 is connected with a second grid electrode voltage Vg2.
And the source electrode of the common source MOS tube M2 is connected with a tap A3 of the common source inductor.
As can be seen from fig. 3, the current multiplexing circuit 230 of the wideband rf front end receiving circuit includes a current multiplexing inductor L CR The current multiplexing inductor L CR Comprises a first end D1, a second end D2 and a tap D3;
the current multiplexing inductor L CR Is connected to the input terminal of the first current path 231 and is located in the current multiplexing inductor L CR First terminal D1 and the current multiplexing inductor L CR Current multiplexing inductance L between taps D3 CR Part of common-gate drain load inductance section L d1 。
The current multiplexing inductor L CR Is connected to the input terminal of the second current 232 path and is located in the current multiplexing inductor L CR Second terminal D2 and the current multiplexing inductor L CR Between taps D3 of (2) a current multiplexing inductance L CR Part of common source drain load inductance section L d2 。
The third bias direct current I3 passes through the common-gate drain load inductance section L d1 And is shunted to form a first bias dc current I1, and the first bias dc current I1 flows into the common gate amplifier circuit 211 through the first current path 231 to provide a bias to the common gate amplifier circuit 211.
The third bias direct current I3 passes through the common source drain load inductor segment L d2 And is shunted to form the second bias dc current I2, and the second bias dc current I2 flows into the common-source amplifier circuit 212 through the second current path 232 to provide a bias for the common-source amplifier circuit 212.
The current multiplexing inductor L CR The tap D3 of (a) is grounded via a bypass capacitor.
As can be seen from the above, in the present embodiment, the current multiplexing circuit can provide a shared bias current to the common-gate amplifier circuit, the common-source amplifier circuit, and the output mixer circuit, so as to reduce dc power consumption.
Fig. 4 shows a schematic circuit diagram of an output mixer circuit according to an embodiment of the present application.
As can be seen from fig. 4, the output mixer circuit includes a first transconductance unit M3, a second transconductance unit M4, a switching stage circuit 221, and a load circuit 222.
Optionally, the first transconductance unit M3 is an MOS transistor, a gate of the first transconductance unit M3 is a first phase input end T1 of the output mixer circuit, and a drain of the first transconductance unit M3 is a second transconductance output intermediate end I2.
Optionally, the second transconductance unit M4 is an MOS transistor, a gate of the second transconductance unit M4 is a second phase input end T2 of the output mixer circuit, and a drain of the second transconductance unit M4 is a first transconductance output middle end I1. The source of the second transconductance unit M4 and the source of the first transconductance unit M3 are connected to form a dc output terminal DCO of the output mixer circuit.
A first input terminal B1 of the switching stage circuit 221 is connected to the first transconductance output intermediate terminal I1, a second input terminal B2 of the switching stage circuit 221 is connected to the second transconductance output intermediate terminal I2, and output terminals of the switching stage circuit 221 are intermediate frequency signal output terminals OUT1, OUT2 of the output mixer circuit.
The switching stage circuit 221 is connected with a first phase local oscillation signal input end LI1 and a second phase local oscillation signal input end LI2; the on-off of the switching stage circuit 221 is controlled by the first phase local oscillation signal LOS1 and the second phase local oscillation signal LOS2 to control the signals to perform current reversing frequency conversion.
With continued reference to fig. 4, the switching stage circuit 221 includes a first switching transistor M5, a second switching transistor M6, a third switching transistor M7, and a fourth switching transistor M8. The gate of the first switch tube M5 and the gate of the second switch tube M6 are both connected to the first phase local oscillator signal input end LI1, and are configured to receive the first phase local oscillator signal LOS1. The grid electrode of the third switching tube M7 and the grid electrode of the fourth switching tube M8 are both connected to the second phase local oscillator signal input end LI2, and are configured to receive the second phase local oscillator signal LOS2. The source of the second switching transistor M6 and the source of the fourth switching transistor M8 are connected to serve as a first input terminal B1 of the switching-stage circuit 221, and the source of the first switching transistor M5 and the source of the third switching transistor M7 are connected to serve as a second input terminal B2 of the switching-stage circuit 221. The drain of the first switching tube M5 is connected to the drain of the fourth switching tube M8 and connected to the first phase if signal output terminal OUT1, and the drain of the second switching tube M6 is connected to the drain of the third switching tube M7 and connected to the second phase if signal output terminal OUT2.
The load circuit 222 is connected to a working power supply VDD, and is configured to enable the intermediate frequency signal output terminals OUT1 and OUT2 of the output mixer circuit to output an intermediate frequency signal.
With continued reference to fig. 4, the load circuit 222 includes a load resistor L R . The load resistance L R Including a first end E1, a second end E2 and a tap E3, the load resistor L R Is connected to the first phase intermediate frequency signal output terminal OUT1, the load resistor L R Is connected to the second phase intermediate frequency signal output terminal OUT2, the load resistor L R The tap E3 of (b) is connected to the working power supply VDD, and the tap E3 is the dc input DCI of the output mixer circuit.
With continued reference to fig. 4, a first coupling feedback module 241, connected between the first transconductance output intermediate terminal I1 and the first phase input terminal T1, includes a first coupling feedback capacitor C connected in series i3 And a first coupling feedback resistor R i3 The first coupling feedback capacitor C i3 Is connected to a first phase input terminal T1, the first coupling feedback resistor R i3 One end of which is connected to the first transconductance output intermediate terminal I1.
A second coupling feedback module 242 connected between the second transconductance output intermediate terminal I2 and the second phase input terminal T2, comprising a second coupling feedback capacitor C connected in series i4 And a second coupling feedback resistor R i4 The second coupling feedback capacitor C i4 Is connected to a second phase input terminal T2, the second coupling feedback resistor R i4 One end of which is connected to the second transconductance output intermediate I2.
As can be seen from the above, in the present embodiment, the cross RC-coupled feedback modules are connected to the input end and the transconductance output middle end of the mixer circuit, and the feedback and zero pole are introduced, so that the flatness of the broadband gain and the noise coefficient can be improved. And by adopting the three-terminal load inductor, the current multiplexing voltage margin can be saved, and the linearity is improved.
Fig. 5 is a graph illustrating curves of gain and noise coefficients at a wide frequency band of 1.8GHz-4.2GHz when an intermediate frequency signal is obtained after wideband rf front-end reception in the related art and an intermediate frequency signal obtained in an embodiment of the present application are shown.
Wherein, curve G1 is a curve diagram of gain of the 1.8GHz-4.2GHz broadband intermediate frequency signal in the related art, and curve N1 is a curve diagram of noise increasing coefficient of the 1.8GHz-4.2GHz broadband intermediate frequency signal in the related art. Curve G2 is a gain curve of the 1.8GHz-4.2GHz broadband intermediate frequency signal in the embodiment of the present application, and curve N1 is a noise-increasing coefficient curve of the 1.8GHz-4.2GHz broadband intermediate frequency signal in the embodiment of the present application.
As can be seen from fig. 5, the embodiments of the present application can improve the gain of the signal and the flatness of the noise figure in a wide frequency band, wherein the noise figure in the wide frequency band is improved by 0.2dB to 0.7dB, compared with the related art.
It should be understood that the above examples are only for clarity of illustration and are not intended to limit the embodiments. Other variations and modifications will be apparent to persons skilled in the art in light of the above description. And are neither required nor exhaustive of all embodiments. And obvious variations or modifications of this invention are intended to be covered by the scope of the invention as expressed herein.

Claims (12)

1. A wideband radio frequency front end receiving circuit, the wideband radio frequency front end receiving circuit comprising: the broadband noise elimination input amplification circuit and the output mixing circuit;
the broadband noise canceling input amplification circuit includes: the common-gate amplifier circuit, the common-source amplifier circuit and the common-source inductor are connected in series;
the output end of the common-gate amplifying circuit is connected with the first phase input end of the output mixing circuit, and the output end of the common-gate amplifying circuit is connected with the first phase input end of the output mixing circuitThe input end of the common-gate amplifying circuit is used for receiving a radio-frequency signal RFin; the common-gate amplifying circuit is used for amplifying the radio-frequency signal RFin received by the input end and outputting a first superposed signal S 1+ N 1- A first phase input to said output mixer circuit;
the output end of the common source amplifying circuit is connected with the second phase input end of the output mixing circuit, the input end of the common source amplifying circuit is used for receiving a radio frequency signal RFin, the common source amplifying circuit is used for amplifying the radio frequency signal RFin and outputting a second superposed signal S 2- N 2- A second phase input to said output mixer circuit;
wherein the first superimposed signal S 1+ N 1- Comprising a superimposed first amplified signal S 1+ And a first noise signal N 1- (ii) a The second superimposed signal S 2- N 2- Including a superimposed second amplified signal S 2- And a second noise signal N 2- (ii) a The first amplified signal S 1+ And the second amplified signal S 2- In opposite phase, the first noise signal N 1- And said second noise signal N 2- The phases are the same;
the common source inductor comprises a first end, a second end and a tap positioned between the first end and the second end; the first end of the common source inductor is connected with the input end of the common gate amplifying circuit and the input end of the common source amplifying circuit, the second end of the common source inductor is grounded, and a tap of the common source inductor is connected with the common end of the common source amplifying circuit;
the first superimposed signal S 1+ N 1- And said second superimposed signal S 2- N 2- The output mixer circuit performs large phase inversion cancellation such as noise, and outputs an intermediate frequency signal at an output terminal of the output mixer circuit.
2. The wideband radio frequency front end receiving circuit according to claim 1, wherein the common source amplifying circuit includes a common source MOS transistor M2, a gate of the common source MOS transistor M2 is an input terminal of the common source amplifying circuit, a drain of the common source MOS transistor M2 is an output terminal of the common source amplifying circuit, and a source of the common source MOS transistor M2 is a common terminal of the common source amplifying circuit;
the grid electrode of the common source MOS transistor M2 is connected with one end of a second grid electrode resistor Rg2, and the other end of the second grid electrode resistor Rg2 is connected with a second grid electrode voltage Vg2;
and the source electrode of the common source MOS tube M2 is connected with a tap of the common source inductor.
3. The wideband radio frequency front end receiving circuit according to claim 2, wherein the common gate amplifying circuit includes a common gate MOS transistor M1, a source of the common gate MOS transistor M1 is an input terminal of the common gate amplifying circuit, a drain of the common gate MOS transistor M1 is an output terminal of the common gate amplifying circuit, and a gate of the common gate MOS transistor M1 is a common terminal of the common gate amplifying circuit;
the grid electrode of the common-grid MOS tube M1 is connected with one end of a first grid electrode resistor Rg1, and the other end of the first grid electrode resistor Rg1 is connected with a first grid electrode voltage Vg1;
the source electrode of the common-gate MOS tube M1 is connected with the first end of a common-source inductor, one end of a first input capacitor and one end of a second input capacitor, the other end of the first input capacitor is connected with a radio-frequency signal RFin, and the other end of the second input capacitor is connected with the grid electrode of the common-source MOS tube M2.
4. The wideband radio frequency front end receive circuit of claim 1, further comprising a current multiplexing circuit comprising a first current path, a second current path, and a third current path, the first current path and the second current path being branches of the third current path;
the first current path is connected with the common-gate amplifying circuit and is used for providing a first bias direct current I1 for the common-gate amplifying circuit;
the second current path is connected with the common-source amplifying circuit and is used for providing a second bias direct current I2 for the common-source amplifying circuit;
the third current path is connected to the output mixer circuit, and is configured to share a third bias direct current I3 provided by the output mixer circuit with the first current path and the second current path.
5. The wideband radio frequency front end receiving circuit of claim 4, wherein a sum of the first bias direct current I1 and the second bias direct current I2 is equal to the third bias direct current I3.
6. The wideband radio frequency front end receiver circuit according to claim 4, wherein the output mixer circuit further comprises a DC input terminal and a DC output terminal, a DC path being formed between the DC input terminal and the DC output terminal;
the input end of the third current path is connected to the dc output end, so that a third bias dc current I3 formed in the dc path flows into the third bias dc current I3.
7. The wideband radio frequency front end receive circuit of any of claims 4 to 6, wherein the current multiplexing circuit comprises a current multiplexing inductor comprising a first terminal, a second terminal, and a tap;
the first end of the current multiplexing inductor is connected with the input end of the first current path, and the current multiplexing inductor which is positioned between the first end of the current multiplexing inductor and a tap of the current multiplexing inductor is a common-gate drain load inductor section L d1 ；
The second end of the current multiplexing inductor is connected with the input end of the second current path, and the current multiplexing inductor which is positioned between the second end of the current multiplexing inductor and a tap of the current multiplexing inductor is a common-source drain load inductor section L d2 。
8. The wideband radio frequency front end receiver circuit according to claim 7, wherein the third bias dc current I3 passes through the common-gate drain load inductor segment L d1 Is shunted to form the first bias direct current I1, the first bias direct currentA current I1 flows into the common-gate amplification circuit through the first current path;
the third bias direct current I3 passes through the common source drain load inductance section L d2 And the current is shunted to form the second bias direct current I2, and the second bias direct current I2 flows into the common source amplifying circuit through the second current path.
9. The wideband radio frequency front end receive circuit of claim 7, wherein a tap of the current multiplexing inductor is grounded through a bypass capacitor.
10. The wideband radio frequency front end receiver circuit according to claim 1, wherein the output mixing circuit further comprises a local oscillator signal input, the local oscillator signal input comprising a first phase local oscillator signal input LI1 and a second phase local oscillator signal input LI2;
the first phase local oscillator signal input end LI1 is used for receiving a first phase local oscillator signal LOS1, the second phase local oscillator signal input end LI2 is used for receiving a second phase local oscillator signal LOS2, and the first phase local oscillator signal LOS1 and the second phase local oscillator signal LOS2 are identical in frequency and opposite in phase.
11. The wideband radio frequency front end receiving circuit according to claim 1, wherein the output mixing circuit further comprises a transconductance output intermediate terminal comprising a first transconductance output intermediate terminal I1 and a second transconductance output intermediate terminal I2;
a first coupling feedback module is connected between the first transconductance output intermediate end I1 and the first phase input end T1, and the first coupling feedback module is used for feedback regulation of the first superposed signal S 1+ N 1- Gain and noise flatness characteristics;
a second coupling feedback module is connected between the second transconductance output middle end I2 and the second phase input end T2, and the second coupling feedback module is used for feedback regulation of the second superposed signal S 2- N 2- Gain and noise flatness characteristics.
12. The wideband radio frequency front end receiving circuit according to claim 11, wherein the output mixing circuit includes a first transconductance unit M3, a second transconductance unit M4, a switching stage circuit, and a load circuit;
the gate of the first transconductance unit M3 is a first phase input terminal T1 of the output mixer circuit, and the drain of the first transconductance unit M3 is a second transconductance output intermediate terminal I2;
the gate of the second transconductance unit M4 is a second phase input end T2 of the output mixer circuit, and the drain of the second transconductance unit M4 is a first transconductance output intermediate end I1;
a first input end of the switching stage circuit is connected with the first transconductance output middle end I1, a second input end of the switching stage circuit is connected with the second transconductance output middle end I2, and an output end of the switching stage circuit is an intermediate frequency signal output end of the output mixer circuit;
the switching stage circuit is connected with a first phase local oscillator signal input end LI1 and a second phase local oscillator signal input end LI2; controlling the on-off of the switching stage circuit through a first phase local oscillation signal LOS1 and a second phase local oscillation signal LOS2 to control signals to carry out reversing frequency conversion;
the load circuit is connected with a working power supply VDD and used for enabling an intermediate frequency signal output end of the output mixing circuit to output an intermediate frequency signal.
CN202111197271.7A 2021-10-14 2021-10-14 Broadband radio frequency front end receiving circuit Active CN113890551B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111197271.7A CN113890551B (en) 2021-10-14 2021-10-14 Broadband radio frequency front end receiving circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111197271.7A CN113890551B (en) 2021-10-14 2021-10-14 Broadband radio frequency front end receiving circuit

Publications (2)

Publication Number Publication Date
CN113890551A CN113890551A (en) 2022-01-04
CN113890551B true CN113890551B (en) 2022-11-04

Family

ID=79002782

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111197271.7A Active CN113890551B (en) 2021-10-14 2021-10-14 Broadband radio frequency front end receiving circuit

Country Status (1)

Country Link
CN (1) CN113890551B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008148087A (en) * 2006-12-12 2008-06-26 Seiko Epson Corp Receiving circuit, wireless communication device and receiving circuit module
CN102096079A (en) * 2009-12-12 2011-06-15 杭州中科微电子有限公司 Method for constructing radio frequency front end of multi-mode multi-band satellite navigation receiver and module thereof
CN102723913A (en) * 2012-06-11 2012-10-10 天津里外科技有限公司 Fourth-generation multi-standard fully-compatible mobile radio-frequency front-end broadband low-noise amplifying device
CN112332781A (en) * 2020-11-03 2021-02-05 湖南师范大学 Broadband mixer based on transformer and complementary cascode mixed topology
CN112671350A (en) * 2020-12-28 2021-04-16 北京力通通信有限公司 Low-noise large-bandwidth amplifier

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008148087A (en) * 2006-12-12 2008-06-26 Seiko Epson Corp Receiving circuit, wireless communication device and receiving circuit module
CN102096079A (en) * 2009-12-12 2011-06-15 杭州中科微电子有限公司 Method for constructing radio frequency front end of multi-mode multi-band satellite navigation receiver and module thereof
CN102723913A (en) * 2012-06-11 2012-10-10 天津里外科技有限公司 Fourth-generation multi-standard fully-compatible mobile radio-frequency front-end broadband low-noise amplifying device
CN112332781A (en) * 2020-11-03 2021-02-05 湖南师范大学 Broadband mixer based on transformer and complementary cascode mixed topology
CN112671350A (en) * 2020-12-28 2021-04-16 北京力通通信有限公司 Low-noise large-bandwidth amplifier

Also Published As

Publication number Publication date
CN113890551A (en) 2022-01-04

Similar Documents

Publication Publication Date Title
US8577325B2 (en) Low noise amplifier having both ultra-high linearity and low noise characteristic and radio receiver including the same
Xiao et al. A high dynamic range CMOS variable gain amplifier for mobile DTV tuner
US6556085B2 (en) Low power low noise amplifier
KR101125500B1 (en) Lna having a post-distortion mode and a high-gain mode
KR101266918B1 (en) Controlled gain wideband feedback low noise amplifier
KR100988460B1 (en) wideband low noise amplifier
US7940122B2 (en) Amplifier circuit and communication device
KR20100092519A (en) Low noise and low input capacitance differential mds lna
US20110068871A1 (en) Amplifier for amplifying a high-frequency signal
US9503053B1 (en) Active balun for wideband applications
CN110635769A (en) Differential low noise amplifier
US10263574B2 (en) Radio frequency receiver
CN104124923B (en) A kind of low-noise mixer circuit
US7603091B2 (en) Hybrid balun apparatus and receiver comprising the same
CN112491371B (en) High-linearity programmable AB-C class mixed transconductance low-noise transconductance amplifier
CN111987998A (en) Noise-cancelling low-noise amplifier
US12119791B2 (en) Low noise amplifier
CN113890551B (en) Broadband radio frequency front end receiving circuit
JP3853604B2 (en) Frequency conversion circuit
CN116094468B (en) Low noise amplifier and ultra-wideband receiver
JP2000134046A (en) Current amplifier
CN212695961U (en) Noise-cancelling low-noise amplifier
JP2015170892A (en) Low noise amplifier circuit
CN111917382B (en) Low-noise amplifier based on active inductor with noise elimination
US10771023B2 (en) Amplifier

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant