CN113724665A - Display driving method and display - Google Patents

Display driving method and display Download PDF

Info

Publication number
CN113724665A
CN113724665A CN202111000421.0A CN202111000421A CN113724665A CN 113724665 A CN113724665 A CN 113724665A CN 202111000421 A CN202111000421 A CN 202111000421A CN 113724665 A CN113724665 A CN 113724665A
Authority
CN
China
Prior art keywords
voltage
display
clock signal
time
voltage converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111000421.0A
Other languages
Chinese (zh)
Inventor
张元平
康报虹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HKC Co Ltd
Original Assignee
HKC Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HKC Co Ltd filed Critical HKC Co Ltd
Priority to CN202111000421.0A priority Critical patent/CN113724665A/en
Publication of CN113724665A publication Critical patent/CN113724665A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02Details of power systems and of start or stop of display operation
    • G09G2330/021Power management, e.g. power saving

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

The invention discloses a driving method of a display and the display, wherein the method comprises the following steps: when receiving a control signal transmitted from the timing controller, the voltage converter turns on a target voltage transmitted to the gamma corrector and the data line, and turns on an on voltage or an off voltage transmitted to the gate line; the voltage converter receives a clock signal sent by the timing controller; and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and turns off the turn-on voltage or the turn-off voltage of the gate line. The invention reduces the power consumption of the screen.

Description

Display driving method and display
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a display driving method and a display.
Background
At present, the liquid crystal display has the advantages of zero radiation, low power consumption, small volume, accurate image restoration and the like. The display needs the voltage converter to output the voltage of gamma corrector, grid driver and source driver in the display process, the source driver provides the gray scale voltage of corresponding luminance for the data line, gamma corrector, grid driver provide the Kaitai voltage for the scanning line and open the transistor film tube, thus carry on the image display. However, there is a blank interval in the screen where the voltage converter continues to supply the voltages to the gamma corrector, the gate driver, and the source driver, resulting in wasted power consumption.
Disclosure of Invention
The invention mainly aims to provide a driving method of a display and the display, and aims to solve the problem of power consumption waste.
In order to achieve the above object, the present invention provides a driving method of a display, including:
when receiving a control signal transmitted from the timing controller, the voltage converter turns on a target voltage transmitted to the gamma corrector and the data line, and turns on an on voltage or an off voltage transmitted to the gate line;
the voltage converter receives a clock signal sent by the timing controller;
and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and turns off the turn-on voltage or the turn-off voltage of the gate line.
In one embodiment, the driving method of the display further includes:
when the display is detected to be started, the voltage converter controls the gamma corrector and the target voltage of the data line and the on-voltage or the off-voltage of the gate line to be in an off state.
In one embodiment, the driving method of the display further includes:
when receiving a control signal sent by the timing controller, the voltage converter starts a target voltage of the gamma corrector and the data line and an on voltage or an off voltage of the gate line, wherein the timing controller sends the control signal to the voltage converter within a preset time before an initial signal of a clock signal.
The invention provides a driving method of a display, which comprises the following steps:
the time schedule controller generates a clock signal corresponding to an image frame to be displayed;
the time sequence controller acquires active time and blank time of the image frame to be displayed;
when the image frame to be displayed is in an active time, the time sequence controller sends the clock signal to the voltage converter;
and when the image frame to be displayed is in blank time, the time sequence controller stops sending the clock signal to the voltage converter.
In an embodiment, before the step of generating the clock signal corresponding to the image frame to be displayed by the timing controller, the method further includes:
the time schedule controller determines an initial signal of the clock signal according to a preset refresh rate;
and in a preset time length before the initial signal, the time sequence controller sends a control signal to the voltage converter so that the voltage converter starts a target voltage of the gamma corrector and the data line and a turn-on voltage or a turn-off voltage of the gate line.
In an embodiment, the step of acquiring the active time and the blank time of the image frame to be displayed by the timing controller includes:
the time schedule controller determines the last clock signal corresponding to the frame to be displayed according to the preset period of the clock signal;
the time schedule controller determines a time interval from the starting signal to the last clock signal as an active time;
the time schedule controller determines a time interval between the last clock signal and the next start signal as a blank time.
In order to achieve the above object, the present invention further provides a display including a timing controller, a voltage converter, a memory, a processor, and a display driving program stored in the memory and executed on the processor, the display driving program being executed by the processor to implement the steps of the display driving method as described above.
To achieve the above object, the present invention also provides a computer-readable storage medium storing a driver of a display, which when executed by a processor implements the steps of the driving method of the display as described above.
When receiving a control signal sent by a timing controller, a voltage converter starts a target voltage sent to a gamma corrector and a data line and starts an on voltage or an off voltage sent to a gate line, the voltage converter receives a clock signal sent by the timing controller, and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and turns off the on voltage or the off voltage of the gate line. The voltage converter is used for controlling the voltage of the gamma corrector, the data line and the grid line to be switched on and off, so that the power consumption of a screen is reduced and the service life of the driver is prolonged under the condition of ensuring the normal display of an image.
Drawings
Fig. 1 is a schematic diagram of a hardware structure of a display according to an embodiment of the present invention;
FIG. 2 is a flow chart of a driving method of a display according to a first embodiment of the present invention;
FIG. 3 is a schematic structural diagram of a display device according to the driving method of the display device of the present invention;
FIG. 4 is a flowchart illustrating a driving method of a display according to a second embodiment of the present invention;
FIG. 5 is a schematic diagram of blank time and active time of the driving method of the display according to the present invention.
The implementation, functional features and advantages of the objects of the present invention will be further explained with reference to the accompanying drawings.
Detailed Description
It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
The main solution of the embodiment of the invention is as follows: when receiving the control signal sent by the timing controller, the voltage converter starts the target voltage sent to the gamma corrector and the data line and starts the on-voltage or the off-voltage sent to the gate line, the voltage converter receives the clock signal sent by the timing controller, and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and turns off the on-voltage or the off-voltage of the gate line.
By controlling the voltage of the gamma corrector, the data lines and the grid lines to be switched on and off, the power consumption of a screen is reduced and the service life of a driver is prolonged under the condition of ensuring the normal display of images.
As an implementation, the display may be as shown in fig. 1.
The embodiment of the invention relates to a display, which comprises: the display comprises a voltage converter 104 and a timing controller 105, a processor 101, e.g. a CPU, a memory 102, a communication bus 103. Wherein a communication bus 103 is used for enabling the connection communication between these components.
The memory 102 may be a high-speed RAM memory or a non-volatile memory (e.g., a disk memory). As shown in fig. 1, a memory 102, which is a kind of computer-readable storage medium, may include a driver of a display; and the processor 101 may be configured to call a driver of the display stored in the memory 102 and perform the following operations:
when receiving a control signal transmitted from the timing controller, the voltage converter turns on a target voltage transmitted to the gamma corrector and the data line, and turns on an on voltage or an off voltage transmitted to the gate line;
the voltage converter receives a clock signal sent by the timing controller;
and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and the turn-on voltage or the turn-off voltage of the gate line.
In one embodiment, the processor 101 may be configured to call a driver for the display stored in the memory 102 and perform the following operations:
when the display is detected to be started, the voltage converter controls the gamma corrector and the target voltage of the data line and the on-voltage or the off-voltage of the gate line to be in an off state.
In one embodiment, the processor 101 may be configured to call a driver for the display stored in the memory 102 and perform the following operations:
when receiving a control signal sent by the timing controller, the voltage converter starts a target voltage of the gamma corrector and the data line and an on voltage or an off voltage of the gate line, wherein the timing controller sends the control signal to the voltage converter within a preset time before an initial signal of a clock signal.
In one embodiment, the processor 101 may be configured to call a driver for the display stored in the memory 102 and perform the following operations:
the time schedule controller generates a clock signal corresponding to an image frame to be displayed;
the time sequence controller acquires active time and blank time of the image frame to be displayed;
when the image frame to be displayed is in an active time, the time sequence controller sends the clock signal to the voltage converter;
and when the image frame to be displayed is in blank time, the time sequence controller stops sending the clock signal to the voltage converter.
In one embodiment, the processor 101 may be configured to call a driver for the display stored in the memory 102 and perform the following operations:
the time schedule controller determines an initial signal of the clock signal according to a preset refresh rate;
and in a preset time length before the initial signal, the time sequence controller sends a control signal to the voltage converter so that the voltage converter starts a target voltage of the gamma corrector and the data line and a turn-on voltage or a turn-off voltage of the gate line.
In one embodiment, the processor 101 may be configured to call a driver for the display stored in the memory 102 and perform the following operations:
the time schedule controller determines the last clock signal corresponding to the frame to be displayed according to the preset period of the clock signal;
the time schedule controller determines a time interval from the starting signal to the last clock signal as an active time;
the time schedule controller determines a time interval between the last clock signal and the next start signal as a blank time.
Based on the hardware architecture of the display, an embodiment of the driving method of the display of the present invention is provided.
Referring to fig. 2, fig. 2 is a first embodiment of a driving method of a display according to the present invention, the driving method of the display includes the steps of:
step S10, when receiving the control signal sent from the timing controller, the voltage converter turns on the target voltage sent to the gamma corrector and the data line, and turns on the on-voltage or off-voltage sent to the gate line;
specifically, the display comprises a time sequence controller and a voltage converter, wherein the time sequence controller is in communication connection with the voltage converter, the voltage converter is in communication connection with the source electrode driver and the gamma corrector, and the time sequence controller is in communication connection with the grid electrode driver. The voltage converter is a DC/DC converter, which is a switching power supply chip, and the DC/DC converter performs a high-frequency switching operation by a controllable switch using the energy storage characteristics of a capacitor and an inductor. The control signal may be an EN signal, which is a signal for turning on the operation of the voltage converter. The target voltage is the VAA signal, the turn-on voltage is the VGH voltage, generally 20v-35v, and the turn-off voltage is the VGL voltage, generally-5 v.
When the display is detected to be started, the voltage converter controls the gamma corrector and the target voltage of the data line and the on-voltage or the off-voltage of the gate line to be in an off state. As shown in fig. 3, the target voltage is used to provide power to the gamma corrector C and the source driver F, the on-voltage and the off-voltage are used to provide power to the gate driver E, the on-voltage is the on-voltage of the thin film transistor of the display panel D, and the off-voltage is the off-voltage of the metal oxide semiconductor field effect transistor of the thin film transistor switch of the display panel D. When the voltage converter A receives the control signal sent by the timing controller B, the voltage converter A starts a target voltage of the gamma corrector C and the data line which are in communication connection with the voltage converter A, and starts a turn-on voltage or a turn-off voltage sent to the gate line, wherein the timing controller B sends the control signal to the voltage converter A within a preset time length before the start signal of the clock signal.
Step S20, the voltage converter receives the clock signal sent by the timing controller;
specifically, the voltage converter receives a clock signal sent by the timing controller, the clock signal is used for determining when the state of the voltage converter is updated, and the clock signal has a fixed clock period and a fixed clock frequency, wherein the clock frequency is the reciprocal of the clock period.
In step S30, after the clock signal is ended, the voltage converter turns off the target voltage between the gamma corrector and the data line, and turns off the on-voltage or off-voltage of the gate line.
Specifically, after the clock signal is over, the display is in the gap time between two image frames. The voltage converter turns off a target voltage of the gamma corrector and the data line and an on-voltage or an off-voltage of the gate line.
In the technical solution of this embodiment, when receiving the control signal sent by the timing controller, the target voltages of the gamma corrector and the data line and the on-voltage or off-voltage of the gate line are turned on, the clock signal sent by the timing controller is received, and after the clock signal is ended, the target voltages of the gamma corrector and the data line and the on-voltage or off-voltage of the gate line are turned off. By controlling the voltage of the gamma corrector, the data lines and the grid lines to be switched on and off, the power consumption of a screen is reduced and the service life of a driver is prolonged under the condition of ensuring the normal display of images.
Referring to fig. 4, fig. 4 is a second embodiment of a driving method of a display according to the present invention, the driving method of the display includes:
step S40, the timing controller generates a clock signal corresponding to an image frame to be displayed;
step S50, the time schedule controller obtains the active time and blank time of the image frame to be displayed;
step S60, when the image frame to be displayed is in active time, the timing controller sends the clock signal to a voltage converter;
in step S70, when the image frame to be displayed is in a blank time, the timing controller stops sending the clock signal to the voltage converter.
Specifically, before the timing controller generates the clock signal corresponding to the image frame to be displayed, the method further includes: the time schedule controller determines an initial signal of a clock signal according to a preset refresh rate; and in a preset time length before the initial signal, the time schedule controller sends a control signal to the voltage converter so that the voltage converter starts the target voltage of the gamma corrector and the data line and the turn-on voltage or the turn-off voltage of the grid line.
The time schedule controller acquires active time and blank time of an image frame to be displayed, and determines the last clock signal corresponding to the image frame to be displayed according to a preset period of the clock signal; determining a time interval from a starting signal to a last clock signal as an active time; the time interval between the last clock signal and the next start signal is determined as a blank time. Illustratively, as shown in fig. 5, the STV denotes a start signal, and the STV signal is a signal for controlling the source driver to scan. The timing controller may determine a last clock signal CLK corresponding to the image frame to be displayed according to a preset period of the clock signal CLK, and determine a time interval from the start signal STV to the last clock signal CLK of the image frame to be displayed as an active time, where the active time is a time for displaying the image frame to be displayed. In the active time, the target voltage VAA and the on voltage VGH, or the target voltage VAA and the off voltage VGL are on. The time interval of the last clock signal CLK and the start signal STV of the next image frame to be displayed is determined as a blank time, which is a loading time between image frames to be displayed. In the active time, the target voltage VAA and the on voltage VGH, or the target voltage VAA and the off voltage VGL are off. By determining the blank time and the active time control voltage, the power consumption of the screen is reduced on the premise of not influencing image display.
The time sequence controller generates a clock signal corresponding to the image frame to be displayed, acquires the active time and the blank time of the image frame to be displayed, and sends the clock signal to the voltage converter when the image frame to be displayed is in the active time. When the image frame to be displayed is in the blank time, the time schedule controller stops sending the clock signal to the voltage converter, and the voltage converter turns off the target voltage of the gamma corrector and the data line and the on-voltage or off-voltage of the gate line after not receiving the clock signal.
In the technical scheme of the embodiment, the time schedule controller generates a clock signal corresponding to an image frame to be displayed; when an image frame to be displayed is in an active time, sending a clock signal to a voltage converter; and when the image frame to be displayed is in the blank time, stopping sending the clock signal to the voltage converter. The time controller sends clock signals to control the voltage converter to turn off the voltage, and the loading time between image frames reduces the power consumption, thereby reducing the screen power consumption.
The present invention also provides a display, which includes a timing controller, a voltage converter, a memory, a processor, and a display driver stored in the memory and executed on the processor, wherein the display driver is executed by the processor to implement the steps of the display driving method according to the above embodiment.
The present invention also provides a computer-readable storage medium storing a driver of a display, which when executed by a processor implements the steps of the driving method of the display according to the above embodiment.
The above-mentioned serial numbers of the embodiments of the present invention are merely for description and do not represent the merits of the embodiments.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, system, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, system, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, system, article, or apparatus that comprises the element.
Through the above description of the embodiments, those skilled in the art will clearly understand that the system of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation. Based on such understanding, the technical solution of the present invention may be substantially or partially embodied in the form of a software product, which is stored in a computer-readable storage medium (such as ROM and RAM, magnetic disk, optical disk) as described above, and includes instructions for enabling a terminal device (such as a mobile phone, a computer, a parking management device, an air conditioner, or a network device) to execute the system according to the embodiments of the present invention.
The above description is only a preferred embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes, which are made by using the contents of the present specification and the accompanying drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.

Claims (7)

1. A driving method of a display, wherein the driving method of the display is applied to a voltage converter of the display, and the driving method of the display comprises:
when receiving a control signal transmitted from the timing controller, the voltage converter turns on a target voltage transmitted to the gamma corrector and the data line, and turns on an on voltage or an off voltage transmitted to the gate line;
the voltage converter receives a clock signal sent by the timing controller;
and after the clock signal is ended, the voltage converter turns off the target voltage of the gamma corrector and the data line and turns off the turn-on voltage or the turn-off voltage of the gate line.
2. The driving method of a display according to claim 1, further comprising:
when the display is detected to be started, the voltage converter controls the gamma corrector and the target voltage of the data line and the on-voltage or the off-voltage of the gate line to be in an off state.
3. The driving method of a display according to claim 1, further comprising:
when receiving a control signal sent by the timing controller, the voltage converter starts a target voltage of the gamma corrector and the data line and an on voltage or an off voltage of the gate line, wherein the timing controller sends the control signal to the voltage converter within a preset time before an initial signal of a clock signal.
4. A driving method of a display, wherein the driving method of the display is applied to a timing controller of the display, and the driving method of the display comprises the following steps:
the time schedule controller generates a clock signal corresponding to an image frame to be displayed;
the time sequence controller acquires active time and blank time of the image frame to be displayed;
when the image frame to be displayed is in an active time, the time sequence controller sends the clock signal to the voltage converter;
and when the image frame to be displayed is in blank time, the time sequence controller stops sending the clock signal to the voltage converter.
5. The method of driving a display according to claim 4, wherein the step of generating the clock signal corresponding to the image frame to be displayed by the timing controller is preceded by the step of:
the time schedule controller determines an initial signal of the clock signal according to a preset refresh rate;
and in a preset time length before the initial signal, the time sequence controller sends a control signal to the voltage converter so that the voltage converter starts a target voltage of the gamma corrector and the data line and a turn-on voltage or a turn-off voltage of the gate line.
6. The method according to claim 5, wherein the step of the timing controller acquiring the active time and the blank time of the image frame to be displayed comprises:
the time schedule controller determines the last clock signal corresponding to the frame to be displayed according to the preset period of the clock signal;
the time schedule controller determines a time interval from the starting signal to the last clock signal as an active time;
the time schedule controller determines a time interval between the last clock signal and the next start signal as a blank time.
7. A display comprising a timing controller, a voltage converter, a memory, a processor, and a display driver stored in and executed on the memory, the display driver being executed by the processor to implement the steps of the display driving method according to any one of claims 1 to 6.
CN202111000421.0A 2021-08-27 2021-08-27 Display driving method and display Pending CN113724665A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111000421.0A CN113724665A (en) 2021-08-27 2021-08-27 Display driving method and display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111000421.0A CN113724665A (en) 2021-08-27 2021-08-27 Display driving method and display

Publications (1)

Publication Number Publication Date
CN113724665A true CN113724665A (en) 2021-11-30

Family

ID=78678786

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111000421.0A Pending CN113724665A (en) 2021-08-27 2021-08-27 Display driving method and display

Country Status (1)

Country Link
CN (1) CN113724665A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030080951A1 (en) * 2001-10-26 2003-05-01 Koji Fujiwara Driving method of display device and display device using thereof
US20090027373A1 (en) * 2007-07-24 2009-01-29 Novatek Microelectronics Corp. Display and driving control method therefor
CN107481695A (en) * 2017-10-09 2017-12-15 京东方科技集团股份有限公司 Time schedule controller, display driver circuit and its control method, display device
CN112542120A (en) * 2020-11-24 2021-03-23 惠科股份有限公司 Driving circuit of display panel and control method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030080951A1 (en) * 2001-10-26 2003-05-01 Koji Fujiwara Driving method of display device and display device using thereof
US20090027373A1 (en) * 2007-07-24 2009-01-29 Novatek Microelectronics Corp. Display and driving control method therefor
CN107481695A (en) * 2017-10-09 2017-12-15 京东方科技集团股份有限公司 Time schedule controller, display driver circuit and its control method, display device
CN112542120A (en) * 2020-11-24 2021-03-23 惠科股份有限公司 Driving circuit of display panel and control method thereof

Similar Documents

Publication Publication Date Title
US8704819B2 (en) Display device and method for driving same
US9898969B2 (en) Drive control device, display device including the same, and drive control method
WO2017004979A1 (en) Data line drive method and unit, source driver, panel drive device and display device
JP6294025B2 (en) Display method, display device, and display system
KR101597407B1 (en) Display device and method for driving same
US20070273682A1 (en) Panel module and the power saving method used thereon
US8760476B2 (en) Liquid crystal display devices and methods for driving the same
US20100066724A1 (en) Method of driving display panel and display apparatus using the same
US9886923B2 (en) Driving circuit for source driving chips and liquid crystal display panel
US9892690B2 (en) Control circuit for backlight, a control method and a liquid crystal display device
CN109949758B (en) Scanning signal compensation method and device based on grid drive circuit
JPWO2012115051A1 (en) Driver device, driving method, and display device
TW200828221A (en) Liquid crystal display and display method of same
JP2008083604A (en) Display drive circuit
US20120306835A1 (en) Liquid crystal display device, display method, display programme, and computer readable recording medium
US8106877B2 (en) Apparatus and method for driving liquid crystal display device
WO2013121957A1 (en) Display-panel drive device, display device provided with same, and method for driving display panel
CN113724665A (en) Display driving method and display
JP4040866B2 (en) Display device
KR20090010398A (en) Organic light emitting display apparatus and method of driving the same
CN218069322U (en) Shadow elimination control circuit for liquid crystal display array and liquid crystal display device
JP3686961B2 (en) Liquid crystal display device and electronic apparatus using the same
JPWO2012001785A1 (en) Display device and control method of display device
CN108984144B (en) Data acquisition method, device and storage medium
CN113643645A (en) Display panel, display panel driving method and display

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20211130

RJ01 Rejection of invention patent application after publication