CN113704091A - Logic code debugging method, device, equipment and storage medium - Google Patents
Logic code debugging method, device, equipment and storage medium Download PDFInfo
- Publication number
- CN113704091A CN113704091A CN202110871216.5A CN202110871216A CN113704091A CN 113704091 A CN113704091 A CN 113704091A CN 202110871216 A CN202110871216 A CN 202110871216A CN 113704091 A CN113704091 A CN 113704091A
- Authority
- CN
- China
- Prior art keywords
- virtual
- logic code
- debugging
- dynamic library
- hardware
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 55
- 230000006978 adaptation Effects 0.000 claims description 15
- 238000004590 computer program Methods 0.000 claims description 10
- 238000012986 modification Methods 0.000 claims description 4
- 230000004048 modification Effects 0.000 claims description 4
- 238000012544 monitoring process Methods 0.000 claims description 3
- 238000011161 development Methods 0.000 description 4
- 238000004088 simulation Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
- G06F11/3652—Software debugging using additional hardware in-circuit-emulation [ICE] arrangements
Abstract
The invention discloses a logic code debugging method, a logic code debugging device, logic code debugging equipment and a storage medium, wherein the method comprises the following steps: receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identification is a virtual device, accessing the virtual device corresponding to the device identification in the virtual dynamic library, and returning the accessed data for realizing the debugging of the logic code; the virtual device is a file simulating a corresponding real physical device. Therefore, the method and the device can ensure the rapid debugging of the logic code, and further effectively improve the debugging efficiency of the logic code.
Description
Technical Field
The present invention relates to the field of software development technologies, and in particular, to a method, an apparatus, a device, and a storage medium for debugging a logic code.
Background
When the projects in the server and the storage start, the situation that hardware and software are developed together or even the software is developed firstly exists; correspondingly, when the BMC software is developed, if the hardware device cannot be accessed, the logic code cannot be debugged, and the code debugging work can be performed only after the hardware device is brought back, so that the rapid debugging of the logic code cannot be realized, and further the debugging efficiency of the logic code is low.
Disclosure of Invention
The invention aims to provide a logic code debugging method, a logic code debugging device, logic code debugging equipment and a storage medium, which can ensure the rapid debugging of logic codes and further effectively improve the debugging efficiency of the logic codes.
In order to achieve the above purpose, the invention provides the following technical scheme:
a logic code debugging method, comprising:
receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code;
if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code;
if the device corresponding to the device identifier is a virtual device, accessing the virtual device corresponding to the device identifier in a virtual dynamic library, and returning data obtained by accessing to realize debugging of the logic code; wherein the virtual device is a file that simulates a corresponding real physical device.
Preferably, obtaining the virtual dynamic library comprises:
determining any physical device in all real physical devices to be simulated as a target device;
establishing a file corresponding to the target device as a target file, setting the name of the target file as the name and address of the target device, and adding data of each register contained in the target device in the target file for access acquisition;
and adding all files of the real physical devices to be simulated into a pre-established information base to obtain the virtual dynamic base.
Preferably, adding data of each register included in the target device in the target file includes:
and adding data of each register contained in the target device to the target file in a manner that each row contains 16 data.
Preferably, the method further comprises the following steps:
and displaying the target file under the trigger of the outside, and saving the data currently contained in the target file after the outside confirms that the modification of the displayed data in the target file is completed.
Preferably, before returning the accessed data, the method further includes:
and converting the accessed data into data with unified standard.
Preferably, the method further comprises the following steps:
and monitoring the hardware dynamic library and the virtual dynamic library in real time, and if a new physical device is added in the hardware dynamic library and the virtual device corresponding to the new physical device exists in the virtual dynamic library, deleting the virtual device corresponding to the new physical device from the virtual dynamic library.
Preferably, the method further comprises the following steps:
and if the hardware dynamic library or the virtual dynamic library does not have the device corresponding to the device identifier, outputting prompt information that the corresponding device cannot be successfully accessed.
A logic code debugging device comprises a hardware adaptation layer, a virtual adaptation layer, a hardware dynamic library and a virtual dynamic library; wherein:
a hardware dynamic library to: storing real physical devices and hardware drivers;
a virtual dynamic library to: storing the virtual device; wherein the virtual device is a file simulating a corresponding real physical device;
a virtual adaptation layer to: receiving an access instruction, and acquiring a device identifier carried in the access instruction; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identifier is a virtual device, accessing the virtual device corresponding to the device identifier in a virtual dynamic library, and returning data obtained by accessing to realize debugging of the logic code; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code.
A logic code debugging apparatus comprising:
a memory for storing a computer program;
a processor for implementing the steps of the logic code debugging method according to any one of the above when the computer program is executed.
A computer readable storage medium having stored thereon a computer program which, when executed by a processor, implements the steps of the logic code debugging method as described in any one of the above.
The invention provides a logic code debugging method, a logic code debugging device, logic code debugging equipment and a storage medium, wherein the method comprises the following steps: receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identifier is a virtual device, accessing the virtual device corresponding to the device identifier in a virtual dynamic library, and returning data obtained by accessing to realize debugging of the logic code; wherein the virtual device is a file that simulates a corresponding real physical device. The method and the device are provided with a hardware dynamic library containing a real physical device and a corresponding hardware drive and a virtual dynamic library containing a file simulating the real physical device as a virtual device, so that the real physical device or the hardware drive in the hardware dynamic library can be accessed or the virtual device in the virtual dynamic library can be accessed according to actual needs in the process of debugging the logic code, and corresponding data can be acquired for debugging the logic code. Therefore, when the logic code debugging is realized, the logic code debugging is realized based on the access to the hardware equipment when the hardware equipment can be taken, and the logic code debugging is realized based on the access to the file simulating the hardware equipment when the hardware equipment cannot be taken, so that the rapid debugging of the logic code can be ensured, and the debugging efficiency of the logic code is effectively improved.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of a logic code debugging method according to an embodiment of the present invention;
fig. 2 is a diagram illustrating file contents in a logic code debugging method according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of a logic code debugging apparatus according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, a flowchart of a logic code debugging method according to an embodiment of the present invention is shown, where the logic code debugging method includes:
s11: receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when the corresponding device needs to be accessed in the process of debugging the logic code.
It should be noted that the logic code debugging in the embodiment of the present application may specifically be logic code debugging in the BMC development process, and may also be logic code debugging in the development processes of other products, which are all within the protection scope of the present invention.
In the process of debugging the logic code, if a corresponding device needs to be accessed to obtain data in the device, and then corresponding logic code debugging is realized based on the obtained data, the embodiment of the application can receive an access instruction which needs to access the corresponding device, the instruction can comprise a device identifier of the device which needs to be accessed, and then the corresponding device is positioned based on the device identifier, and the data needed by logic code debugging is obtained in the positioned corresponding device. The device identifier may be unique information representing the device, such as a name and a number of the device.
S12: and if the device corresponding to the device identification is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identification in the hardware dynamic library, and returning the accessed data to debug the logic code.
S13: if the device corresponding to the device identification is a virtual device, accessing the virtual device corresponding to the device identification in the virtual dynamic library, and returning the accessed data for realizing the debugging of the logic code; the virtual device is a file simulating a corresponding real physical device.
In order to enable the logic code debugging to be rapidly and smoothly realized, a hardware dynamic library and a virtual dynamic library can be preset in the embodiment of the application; specifically, the hardware dynamic library comprises real physical devices (physical devices are) and corresponding hardware drives, so that access of the physical devices or the corresponding hardware drives in the hardware dynamic library is realized when in need; in addition, physical devices in the hardware dynamic library, hardware drivers, and virtual devices in the virtual dynamic library may be added and deleted according to actual needs, and the physical devices in the embodiment of the present application may all be I2C devices. Based on this, after receiving the access instruction, if the device corresponding to the device identifier carried in the access instruction is a real physical device or a corresponding hardware driver, accessing the physical device or the hardware driver corresponding to the device identifier in the hardware dynamic library to obtain data contained therein, and feeding back the obtained data to the module for logic code debugging, so that the device realizes corresponding logic code debugging based on the obtained data; and if the device corresponding to the device identifier carried in the access instruction is a virtual device, accessing the virtual device corresponding to the device identifier in the virtual dynamic library, acquiring data contained in the virtual dynamic library, and feeding back the acquired data to the module for logic code debugging so as to enable the device to realize corresponding logic code debugging based on the acquired data.
In addition, in order to determine whether the device corresponding to the device identifier is stored in the hardware dynamic library or the virtual dynamic library, the embodiment of the present application may maintain a corresponding device table, where the device table includes device identifiers of all physical devices, hardware drivers, and all virtual devices in the hardware dynamic library, and a mark that the device identifier included in the device table belongs to a real physical device or a hardware driver or a virtual device, and then determine, based on the device table, that the device corresponding to the device identifier is a physical device or a hardware driver or a virtual device.
Receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identification is a virtual device, accessing the virtual device corresponding to the device identification in the virtual dynamic library, and returning the accessed data for realizing the debugging of the logic code; the virtual device is a file simulating a corresponding real physical device.
The method and the device are provided with a hardware dynamic library containing a real physical device and a corresponding hardware drive and a virtual dynamic library containing a file simulating the real physical device as a virtual device, so that the real physical device or the hardware drive in the hardware dynamic library can be accessed or the virtual device in the virtual dynamic library can be accessed according to actual needs in the process of debugging the logic code, and corresponding data can be acquired for debugging the logic code. Therefore, when the logic code debugging is realized, the logic code debugging is realized based on the access to the hardware equipment when the hardware equipment can be taken, and the logic code debugging is realized based on the access to the file simulating the hardware equipment when the hardware equipment cannot be taken, so that the rapid debugging of the logic code can be ensured, and the debugging efficiency of the logic code is effectively improved.
The logic code debugging method provided by the embodiment of the invention specifically includes the following steps:
determining any physical device in all real physical devices to be simulated as a target device;
establishing a file corresponding to a target device as a target file, setting the name of the target file as the name and address of the target device, and adding data of each register contained in the target device in the target file for obtaining during access;
and adding all real physical device files to be simulated into a pre-established information base to obtain a virtual dynamic base.
The method and the device for simulating the physical device can simulate the register of the physical device by using a file when the simulation of the real physical device is realized, the simulated information comprises the corresponding register and the data in the register, and the register of the physical device is accessed when the physical device is required to be accessed so as to obtain the data in the register; specifically, for each real physical device to be simulated, a file corresponding to the physical device may be created, and the address and name of the physical device may be distinguished by a file path and a file name (i2c @ bus/name @ slave), for example: the virtual device PCA9555 converted from i2c to gpio is located at bus10 and slave address 0x40, and the file name can be i2c @10/PCA9555@0x40. dev; the data in the register of the physical device can be directly added to a corresponding file as the file content; and then adding the file of the physical device into a pre-established information base to further obtain a virtual dynamic base containing virtual devices corresponding to each real physical device to be simulated, so that the virtual dynamic base can be efficiently established while the real physical device corresponds to the simulated device.
In the method for debugging a logic code according to an embodiment of the present invention, adding data of each register included in a target device in a target file may include:
the data of each register contained by the target device is added to the target file in such a way that each row contains 16 data.
The register data contained in the file simulating the real physical device is divided into 16 rows for storage, so that a data array consisting of data of all registers in the corresponding physical device is obtained, storage is convenient, and operations such as fast query and acquisition of the register data are convenient to realize when needed. For example, the data array in the file named i2c @10/PCA9555@0x40.dev as described above may be as shown in FIG. 2, with a single datum representing the data of a single register.
The logic code debugging method provided by the embodiment of the invention can further comprise the following steps:
and displaying the target file under the trigger of the outside, and saving the data currently contained in the target file after the outside confirms that the data in the displayed target file is modified.
It should be noted that, in the embodiment of the present application, the simulation of a real physical device is realized through a file, the file content of any file in the virtual dynamic library can be displayed under the trigger of the outside, the outside can modify the displayed file content, and then the modified file content is stored after the outside confirms that the modification is completed, that is, the present application can support the outside to manually modify the register information trigger information change in the virtual device file, so as to better simulate a dynamic change scene.
The logic code debugging method provided by the embodiment of the invention can further include, before returning the accessed data:
and converting the accessed data into data with unified standard.
The embodiment of the application can also provide a unified interface for the upper layer, correspondingly, the accessed data is converted into the data of the standard required by the upper layer for realizing the logic code debugging, and then the upper layer can conveniently realize the acquisition and the use of the corresponding unified standard data based on the unified interface.
The logic code debugging method provided by the embodiment of the invention can further comprise the following steps:
and monitoring the hardware dynamic library and the virtual dynamic library in real time, and if a new physical device is added in the hardware dynamic library and the virtual device corresponding to the new physical device exists in the virtual dynamic library, deleting the virtual device corresponding to the new physical device from the virtual dynamic library.
It should be noted that, in the embodiment of the present application, the hardware dynamic library and the virtual dynamic library may also be monitored in real time, and then after any real physical device is added to the hardware dynamic library, if the virtual device of any physical device exists in the virtual dynamic library, the virtual device of any physical device may be deleted from the virtual dynamic library, thereby avoiding multiple storage of the same physical device, and reducing waste of storage space.
The logic code debugging method provided by the embodiment of the invention can further comprise the following steps:
and if the hardware dynamic library or the virtual dynamic library does not have the device corresponding to the device identifier, outputting prompt information that the corresponding device cannot be successfully accessed.
In the embodiment of the application, if the corresponding device is not queried in the hardware dynamic library or the virtual dynamic library, the prompt information that the corresponding device cannot be successfully accessed can be output to prompt that the corresponding device does not exist outside and needs to be supplemented, or the information in the device table has errors and needs to be corrected, and the like, so that the smooth debugging of the subsequent logic code is ensured.
The embodiment of the invention also provides a logic code debugging device, which can comprise a hardware adaptation layer, a virtual adaptation layer, a hardware dynamic library and a virtual dynamic library; wherein:
a hardware dynamic library to: storing real physical devices and hardware drivers;
a virtual dynamic library to: storing the virtual device; the virtual device is a file simulating a corresponding real physical device;
a virtual adaptation layer to: receiving an access instruction, and acquiring a device identifier carried in the access instruction; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identification is a virtual device, accessing the virtual device corresponding to the device identification in the virtual dynamic library, and returning the accessed data for realizing the debugging of the logic code; the access instruction is generated when the corresponding device needs to be accessed in the process of debugging the logic code.
It should be noted that the logic code debugging apparatus provided in the embodiment of the present application may further include an application layer, a framework layer, and a hardware adaptation layer, as shown in fig. 3, so that different driver call objects (calling a physical device or calling a simulation device) are loaded according to requirements based on the apparatus in the figure, and the logic code debugging is implemented without depending on physical hardware. Specifically, the application layer is mainly responsible for a processing logic layer of the service, and for the logic code debugging at a certain time, the logic code debugging can comprise issuing an access instruction and realizing the logic code debugging based on data obtained by the access corresponding to the access instruction; the framework layer is a general information processing layer and can comprise a hardware adaptation layer for transmitting and issuing an access instruction and an application program layer for transmitting data obtained by access; the hardware adaptation layer is responsible for shielding different hardware differences (protecting different hardware, buses and the like, providing a uniform interface for the upper part), and can comprise the steps of transmitting an access instruction to the virtual adaptation layer and transmitting data obtained by access to the framework layer; the virtual adaptation layer is responsible for selecting an actual hardware dynamic library or a virtual dynamic library according to different configuration items, and can access the hardware dynamic library or the virtual dynamic library and return data obtained by access to the hardware adaptation layer; the hardware dynamic library is a dynamic library actually accessing a physical device or a hardware drive; the virtual dynamic library is a dynamic library for calling a virtual device. Therefore, the debugging of the logic code can be carried out under the condition that the hardware single board is insufficient or even the hardware single board is not returned, the code is ensured to be quickly debugged, the computer is quickly started and the function is verified after the hardware single board is returned, and the project delivery progress is ensured. In addition, other functions like gpio/sggpio/pwm/tach exist in actual development, and virtual guarantee of rapid development and debugging can be performed through the application.
An embodiment of the present invention further provides a logic code debugging device, which may include:
a memory for storing a computer program;
a processor for implementing the steps of the logic code debugging method as described in any one of the above when executing the computer program.
The embodiment of the present invention further provides a computer-readable storage medium, where a computer program is stored on the computer-readable storage medium, and when the computer program is executed by a processor, the steps of the logic code debugging method may be implemented as described in any one of the above.
It should be noted that, for the description of the relevant parts in the logic code debugging apparatus, the device and the storage medium provided in the embodiment of the present invention, reference is made to the detailed description of the corresponding parts in the logic code debugging method provided in the embodiment of the present invention, and details are not described herein again. In addition, parts of the above technical solutions provided in the embodiments of the present invention that are consistent with the implementation principles of the corresponding technical solutions in the prior art are not described in detail, so as to avoid redundant description.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (10)
1. A method for debugging logic code, comprising:
receiving an access instruction, and acquiring a device identifier carried in the access instruction; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code;
if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code;
if the device corresponding to the device identifier is a virtual device, accessing the virtual device corresponding to the device identifier in a virtual dynamic library, and returning data obtained by accessing to realize debugging of the logic code; wherein the virtual device is a file that simulates a corresponding real physical device.
2. The method of claim 1, wherein obtaining the virtual dynamic library comprises:
determining any physical device in all real physical devices to be simulated as a target device;
establishing a file corresponding to the target device as a target file, setting the name of the target file as the name and address of the target device, and adding data of each register contained in the target device in the target file for access acquisition;
and adding all files of the real physical devices to be simulated into a pre-established information base to obtain the virtual dynamic base.
3. The method of claim 2, wherein adding data for each register included in the target device to the target file comprises:
and adding data of each register contained in the target device to the target file in a manner that each row contains 16 data.
4. The method of claim 3, further comprising:
and displaying the target file under the trigger of the outside, and saving the data currently contained in the target file after the outside confirms that the modification of the displayed data in the target file is completed.
5. The method of claim 4, wherein before returning the accessed data, further comprising:
and converting the accessed data into data with unified standard.
6. The method of claim 5, further comprising:
and monitoring the hardware dynamic library and the virtual dynamic library in real time, and if a new physical device is added in the hardware dynamic library and the virtual device corresponding to the new physical device exists in the virtual dynamic library, deleting the virtual device corresponding to the new physical device from the virtual dynamic library.
7. The method of claim 6, further comprising:
and if the hardware dynamic library or the virtual dynamic library does not have the device corresponding to the device identifier, outputting prompt information that the corresponding device cannot be successfully accessed.
8. A logic code debugging device is characterized by comprising a hardware adaptation layer, a virtual adaptation layer, a hardware dynamic library and a virtual dynamic library; wherein:
a hardware dynamic library to: storing real physical devices and hardware drivers;
a virtual dynamic library to: storing the virtual device; wherein the virtual device is a file simulating a corresponding real physical device;
a virtual adaptation layer to: receiving an access instruction, and acquiring a device identifier carried in the access instruction; if the device corresponding to the device identifier is a real physical device or a hardware drive, accessing the physical device or the hardware drive corresponding to the device identifier in a hardware dynamic library, and returning data obtained by accessing to realize debugging of the logic code; if the device corresponding to the device identifier is a virtual device, accessing the virtual device corresponding to the device identifier in a virtual dynamic library, and returning data obtained by accessing to realize debugging of the logic code; the access instruction is generated when a corresponding device needs to be accessed in the process of debugging the logic code.
9. A logic code debugging apparatus, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the logic code debugging method according to any one of claims 1 to 7 when executing said computer program.
10. A computer-readable storage medium, having stored thereon a computer program which, when executed by a processor, carries out the steps of the logic code debugging method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110871216.5A CN113704091B (en) | 2021-07-30 | 2021-07-30 | Logic code debugging method, device, equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110871216.5A CN113704091B (en) | 2021-07-30 | 2021-07-30 | Logic code debugging method, device, equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113704091A true CN113704091A (en) | 2021-11-26 |
| CN113704091B CN113704091B (en) | 2024-02-09 |
Family
ID=78650957
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110871216.5A Active CN113704091B (en) | 2021-07-30 | 2021-07-30 | Logic code debugging method, device, equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113704091B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101770551A (en) * | 2008-12-30 | 2010-07-07 | 中国科学院软件研究所 | Method for processing hidden process based on hardware simulator |
| CN102662843A (en) * | 2012-04-11 | 2012-09-12 | 贵州航天风华精密设备有限公司 | Software testing method capable of simulating abnormality of spacecraft equipment |
| CN104850478A (en) * | 2014-12-19 | 2015-08-19 | 北汽福田汽车股份有限公司 | Method for establishing model of tested object, and virtual test method |
| US20160292080A1 (en) * | 2015-04-01 | 2016-10-06 | Micron Technology, Inc. | Virtual register file |
| CN112463614A (en) * | 2020-12-01 | 2021-03-09 | 北京计算机技术及应用研究所 | Software virtualization test environment construction method based on hardware board card access |
| CN112667354A (en) * | 2020-12-30 | 2021-04-16 | 上海壁仞智能科技有限公司 | Computer readable storage medium, virtualized register device, and method of accessing the device |
| CN112799965A (en) * | 2021-03-22 | 2021-05-14 | 南京远思智能科技有限公司 | Virtual debugging system and method for automation equipment software |
-
2021
- 2021-07-30 CN CN202110871216.5A patent/CN113704091B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101770551A (en) * | 2008-12-30 | 2010-07-07 | 中国科学院软件研究所 | Method for processing hidden process based on hardware simulator |
| CN102662843A (en) * | 2012-04-11 | 2012-09-12 | 贵州航天风华精密设备有限公司 | Software testing method capable of simulating abnormality of spacecraft equipment |
| CN104850478A (en) * | 2014-12-19 | 2015-08-19 | 北汽福田汽车股份有限公司 | Method for establishing model of tested object, and virtual test method |
| US20160292080A1 (en) * | 2015-04-01 | 2016-10-06 | Micron Technology, Inc. | Virtual register file |
| CN112463614A (en) * | 2020-12-01 | 2021-03-09 | 北京计算机技术及应用研究所 | Software virtualization test environment construction method based on hardware board card access |
| CN112667354A (en) * | 2020-12-30 | 2021-04-16 | 上海壁仞智能科技有限公司 | Computer readable storage medium, virtualized register device, and method of accessing the device |
| CN112799965A (en) * | 2021-03-22 | 2021-05-14 | 南京远思智能科技有限公司 | Virtual debugging system and method for automation equipment software |
Non-Patent Citations (1)
| Title |
|---|
| 张小军 等: "基于FPGA的STT-MRAM信道虚拟实验平台设计", 实验科学与技术, vol. 19, no. 2 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113704091B (en) | 2024-02-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4644487A (en) | Method and apparatus for verifying the design of digital electronic components | |
| US20090172664A1 (en) | Adding a profiling agent to a virtual machine to permit performance and memory consumption analysis within unit tests | |
| CN107659455B (en) | Method, storage medium, device and system for Mock data of iOS (internet operating system) end | |
| CN112257733B (en) | Model iteration method, second electronic equipment and storage medium | |
| CN113434355B (en) | Module verification method, UVM verification platform, electronic device and storage medium | |
| CN110058860A (en) | A kind of automatic delivery method of code, device, equipment and computer storage medium | |
| CN112131118A (en) | Mock testing method, Mock testing device, electronic equipment and computer readable storage medium | |
| CN102981949A (en) | Method for on-line automatic tests of server | |
| CN111966390A (en) | Project construction method, system, terminal device and storage medium | |
| JP2017084082A (en) | Simulation device, test scenario file creation method, and test method using test scenario file | |
| CN111291443B (en) | Automatic generation method, device and equipment for I/O module model of vehicle control unit software | |
| CN114063472A (en) | Digital simulation design system, method, storage medium and electronic equipment | |
| EP2672388A1 (en) | Multi-processor parallel simulation method, system and scheduler | |
| CN113704091B (en) | Logic code debugging method, device, equipment and storage medium | |
| CN112486807A (en) | Pressure testing method and device, electronic equipment and readable storage medium | |
| CN112131196A (en) | Distributed log processing method and device, terminal equipment and storage medium | |
| CN115656788B (en) | Chip testing system, method, equipment and storage medium | |
| CN111078383A (en) | Timed task management method, device, equipment and storage medium | |
| CN115576766A (en) | Flash memory management algorithm debugging method, system, device and readable storage medium | |
| CN114895916A (en) | Code deployment method, device, storage medium and electronic equipment | |
| CN114218072A (en) | Test script generation method and device, storage medium and computer equipment | |
| CN114217927A (en) | Thread calling method and device, computer equipment and storage medium | |
| CN108334394B (en) | Multi-language processing method and device for basic data of multi-language software system | |
| CN113805854A (en) | Method, system and device for realizing Hook of application layer based on Linux system and storage medium | |
| CN110309038B (en) | Performance test method and device, electronic equipment and computer readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |