CN113689605A - Gate equipment - Google Patents

Gate equipment Download PDF

Info

Publication number
CN113689605A
CN113689605A CN202110772854.1A CN202110772854A CN113689605A CN 113689605 A CN113689605 A CN 113689605A CN 202110772854 A CN202110772854 A CN 202110772854A CN 113689605 A CN113689605 A CN 113689605A
Authority
CN
China
Prior art keywords
infrared
bus
transceiving
module
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110772854.1A
Other languages
Chinese (zh)
Inventor
丁中涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang Dahua Technology Co Ltd
Original Assignee
Zhejiang Dahua Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang Dahua Technology Co Ltd filed Critical Zhejiang Dahua Technology Co Ltd
Priority to CN202110772854.1A priority Critical patent/CN113689605A/en
Publication of CN113689605A publication Critical patent/CN113689605A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07CTIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
    • G07C9/00Individual registration on entry or exit
    • G07C9/20Individual registration on entry or exit involving the use of a pass
    • G07C9/27Individual registration on entry or exit involving the use of a pass with central registration
    • EFIXED CONSTRUCTIONS
    • E01CONSTRUCTION OF ROADS, RAILWAYS, OR BRIDGES
    • E01FADDITIONAL WORK, SUCH AS EQUIPPING ROADS OR THE CONSTRUCTION OF PLATFORMS, HELICOPTER LANDING STAGES, SIGNS, SNOW FENCES, OR THE LIKE
    • E01F13/00Arrangements for obstructing or restricting traffic, e.g. gates, barricades ; Preventing passage of vehicles of selected category or dimensions
    • E01F13/04Arrangements for obstructing or restricting traffic, e.g. gates, barricades ; Preventing passage of vehicles of selected category or dimensions movable to allow or prevent passage
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00Network arrangements, protocols or services for addressing or naming
    • H04L61/50Address allocation
    • H04L61/5038Address allocation for local use, e.g. in LAN or USB networks, or in a controller area network [CAN]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Architecture (AREA)
  • Civil Engineering (AREA)
  • Structural Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Selective Calling Equipment (AREA)

Abstract

The application discloses floodgate machine equipment. This floodgate machine equipment includes: the main control module is provided with a first I/O port and is used for outputting a control signal; a transceiving bus, one end of which is connected to the first I/O port and inputs a voltage signal under the control of the control signal; the at least two divider resistors are arranged on the transceiving bus in series, and one end of the first divider resistor is connected with the first I/O port through the transceiving bus; and the infrared receiving and transmitting modules are correspondingly arranged with the divider resistors and are connected with the other ends of the corresponding divider resistors, and the infrared receiving and transmitting modules automatically generate address information according to the voltage of the other ends of the corresponding divider resistors under the control of the control signal. By the method, the infrared transceiving module of the gate equipment can automatically allocate and identify addresses, so that hardware equipment is simplified, installation and maintenance operations are simplified, and the expandability of the gate equipment is improved.

Description

Gate equipment
Technical Field
The application relates to the technical field of security protection equipment and control, in particular to gate equipment.
Background
The gate device is a device for people stream passing management, and is widely applied to the fields of rail transit entrances and exits, personnel management in parks and communities and the like. When the passerby passes through the mode of punching the card, swiping two-dimensional code, people's face etc. and has carried out the authentication and pass the back, gate equipment can open the passageway and think this current compliance, monitors this current process of passing whether to have the non-compliance behaviors such as trailing the pass, occupying the passageway simultaneously.
The gate equipment usually adopts a plurality of pairs of infrared transceiving modules to realize personnel passing monitoring by transceiving infrared photoelectric switch signals. In order to solve the problem of false triggering caused by infrared interference between adjacent infrared transceiver modules, the infrared emission angle is usually reduced, but the scheme needs additional hardware, such as a dial switch and the like, to distinguish addresses of the infrared transceiver modules, the hardware structure is complex, and the requirement of gate equipment on installation precision is increased.
Disclosure of Invention
The technical problem mainly solved by the application is how to enable the infrared transceiving module of the gate device to automatically allocate and identify addresses so as to simplify hardware devices, simplify installation and maintenance operations and improve the expandability of the hardware devices.
In order to solve the technical problem, the application adopts a technical scheme that: a gate apparatus is provided. This floodgate machine equipment includes: the main control module is provided with a first I/O port and is used for outputting a control signal; a transceiving bus, one end of which is connected to the first I/O port and inputs a voltage signal under the control of the control signal; the at least two divider resistors are arranged on the transceiving bus in series, and one end of the first divider resistor is connected with the first I/O port through the transceiving bus; and the infrared receiving and transmitting modules are correspondingly arranged with the divider resistors and are connected with the other ends of the corresponding divider resistors, and the infrared receiving and transmitting modules automatically generate address information according to the voltage of the other ends of the corresponding divider resistors under the control of the control signal.
The beneficial effect of this application is: different from the prior art, the infrared transceiver module is characterized in that a divider resistor is connected in series on the transceiver bus, the infrared transceiver module is connected with the divider resistor, and the address information of the infrared transceiver module is automatically generated by using the voltage at the other end of the divider resistor; therefore, the address allocation and identification of the infrared transceiving module on the transceiving bus can be realized through the bus voltage division mechanism, and compared with the scheme of performing address allocation and identification in a mode of using a dial switch or expanding an I/O port in the prior art, the address allocation and identification method can simplify the hardware structure of the gate equipment, simplify the installation and maintenance operation and improve the expandability of the gate equipment.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts. Wherein:
FIG. 1 is a schematic structural diagram of an embodiment of the gate apparatus of the present application;
FIG. 2 is a schematic diagram illustrating address information of an infrared transceiver module in the gate device according to the embodiment of FIG. 1 in relation to voltage variation;
FIG. 3 is a schematic structural diagram of an embodiment of the gate apparatus of the present application;
fig. 4 is a flowchart illustrating an embodiment of an initialization control method for a gate device according to the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The terms "first" and "second" in this application are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. In the description of the present application, "plurality" means at least two, e.g., two, three, etc., unless explicitly specifically limited otherwise. Furthermore, the terms "include" and "have," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, system, article, or apparatus that comprises a list of steps or elements is not limited to only those steps or elements listed, but may alternatively include other steps or elements not listed, or inherent to such process, method, article, or apparatus.
The present application first provides a gate device, as shown in fig. 1, fig. 1 is a schematic structural diagram of an embodiment of the gate device of the present application. The gate device (not shown) of the present embodiment includes: the infrared transceiver module comprises a main control module 10, a transceiver bus 20, at least two voltage dividing resistors R1 and at least two infrared transceiver modules 30; the main control module 10 is provided with a first I/O port a for outputting a control signal; one end of the transceiving bus 20 is connected to the first I/O port a, and inputs a voltage signal under the control of the control signal; at least two voltage dividing resistors R1 are serially arranged on the transceiving bus 20, and one end of the first voltage dividing resistor R1 is connected with the first I/O port a through the transceiving bus 20; the external transceiver module 30 is disposed corresponding to the voltage dividing resistor R1 and connected to the other end of the corresponding voltage dividing resistor R1, and the infrared transceiver module 30 automatically generates address information according to the voltage at the other end of the corresponding voltage dividing resistor R1 under the control of the control signal.
The main control module 10 of the present embodiment may be in the form of a simple circuit, a simple chip, an integrated circuit, or an integrated chip.
Different from the prior art, the present embodiment connects the voltage dividing resistor R1 in series on the transceiving bus 20, connects the infrared transceiving module 30 with the voltage dividing resistor R1, and automatically generates the address information of the infrared transceiving module 30 by using the voltage at the other end of the voltage dividing resistor R1; therefore, the present embodiment can realize address allocation and identification of the infrared transceiver module 30 on the transceiver bus 20 through a bus voltage dividing mechanism, and compared with the prior art that address allocation and identification are performed by using a dial switch or an extended I/O port, the present embodiment can simplify the hardware structure of the gate device, simplify installation and maintenance operations, and improve the scalability of the gate device.
In the embodiment, the adaptation of the infrared transceiving modules 30 of different models and different manufacturers can be completed through the bus protocol design, and the infrared transceiving modules 30 of different models or different manufacturers can be compatible only by the infrared transceiving modules 30 compatible with the address learning circuit and the protocol logic, so that the later maintenance and the equipment hardware upgrade are facilitated; in addition, the infrared transceiver module 30 can be mounted on the transceiver bus 20, so that the design of the infrared adapter plate can be reduced, and the internal space of the gate device can be saved.
Optionally, the infrared transceiver module 30 of this embodiment is provided with a second I/O port b, a pull-down resistor R2 and a first detection circuit 31, one end of the pull-down resistor R2 is connected to the second I/O port b, the other end of the pull-down resistor R2 is connected to the first detection circuit 31, and the other end of the voltage-dividing resistor R1 is connected to the other end of the pull-down resistor R2; when the second I/O port b is pulled down to ground, the first detection circuit 31 obtains a voltage division value of the pull-down resistor R2 for the voltage signal, and generates address information of the infrared transceiver module 30 according to the voltage division value.
In this embodiment, at least two voltage dividing resistors R1 are serially connected to the transceiving bus 20, one end of the first voltage dividing resistor R1 is connected to the first I/O port a of the main control module 10 through the transceiving bus 30, and the other end of the pull-down resistor R2 in each infrared transceiving module 30 is connected to one end of the corresponding voltage dividing resistor R1, which is far away from the first I/O port a of the main control module 10, so that the voltage dividing resistor R1 and the pull-down resistor R2 form a conductive path.
When the second I/O port b of the infrared transceiver module 30 is pulled down to ground, the pull-down resistor R2 and the voltage dividing resistor R1 are connected in series to form a conductive path, and the voltage dividing value of the pull-down resistor R2 on the voltage signal can be obtained through the first detection circuit 31. The second I/O port b of each infrared transceiver module 30 may be sequentially pulled down to ground, and the corresponding first detection circuit 31 may obtain a voltage division value of the pull-down resistor R2 on the voltage signal on the transceiver bus 30, so as to obtain address information of each infrared transceiver module 30.
Optionally, a collision avoidance strategy is adopted to pull down the second I/O port b of each infrared transceiver module 30 to ground in sequence.
Specifically, the infrared transceiver modules 30 generate a random number of 1-100 by the true random number generator, each infrared transceiver module 30 determines an address information reporting time slot by the true random number, the infrared transceiver modules 30 determine whether the transceiver bus 20 is idle (described in detail below) by monitoring the voltage state of the transceiver bus 20 (by the second detection circuit 11) before reporting, and when the transceiver bus 20 is not idle, that is, when other infrared transceiver modules 30 operate the transceiver bus 20, the infrared transceiver modules 30 continue to wait for the next reporting time slot on the basis of the random number until the transceiver bus 20 is idle, and report the address information.
The first detection circuit 31 may include an Analog-to-Digital Converter (ADC). The ADC is used for converting the acquired voltage division value in an analog form into a voltage division value in a digital form.
The first detection circuit 31 further converts the divided voltage value outputted from the ADC into corresponding address information (horizontal axis coordinate value in fig. 2) by using the relation curve S1 shown in fig. 2.
Optionally, the infrared transceiver module 30 of this embodiment further includes an encoding circuit 32, which is respectively connected to the first detection circuit 31 and the first I/O port a, and the encoding circuit 32 is configured to encode the address information acquired by the first detection circuit 31, so as to implement infrared encoding transceiving of the infrared transceiver module 30.
As can be seen from the above analysis, the infrared transceiving module 30 can automatically allocate unique address information, so that the infrared signal can be encoded by using the address information and decoded by using the address information, if the decoding is successful, the infrared transmission and the infrared reception of the infrared transceiving module 30 are considered to be matched, and if the decoding is failed, the infrared transmission and the infrared reception are considered to be unmatched; in this way, the signal interference of other infrared transceiver modules 30 to the infrared transceiver module 30 can be filtered out.
Optionally, the gate device of this embodiment further includes: and one end of the pull-up resistor R is connected to the power supply voltage VCC, and the other end of the pull-up resistor R is connected to the first I/O port a of the main control module 10 and is used for generating a voltage signal under the control of the control signal of the main control module 10.
It should be noted that, in order to simplify the calculation, only the second I/O port b of one of the plurality of ir transceiving modules 30 is pulled down to ground at a time, and since the number of pull-down resistors R2 serially connected in the above-mentioned conductive path formed by each ir transceiving module 30 is different, the voltage division signals of the pull-down resistor R2 for the voltage signal in each ir transceiving module 30 are different, and therefore each ir transceiving module 30 can be guaranteed to have unique address information.
When the second I/O port b is grounded through a pull-down resistor R, a voltage dividing resistor R1, and a pull-down resistor R2, the power supply voltage VCC is grounded through the pull-up resistor R, the voltage dividing resistor R1, and the pull-down resistor R2, so that the first detection circuit 31 in the infrared transceiver module 30 can obtain the voltage Vn at the end of the pull-down resistor R2 close to the voltage dividing resistor R1, and according to the voltage dividing rule, when only one second I/O port b of one infrared transceiver module 30 is grounded through a pull-down, the address of the infrared transceiver module 30 on the transceiver bus 20 can be identified according to different voltage dividing signals (voltage dividing values). The address calculation formula is as follows:
Figure BDA0003154497470000051
where Vn is the voltage division value of the pull-down resistor R2.
When the gate device of this embodiment is powered on for the first time, the main control module 10 sends an address learning instruction to the infrared transceiver module 30 to start the address learning function of the infrared transceiver module 30 (i.e., automatically generate address information); after the address learning is completed, the gate device is turned on and the corresponding infrared transceiver module 30 can be started only by the address query command.
Optionally, the main control module 10 of this embodiment includes a second detection circuit 11, connected to one end of the transceiving bus 20 connected to the first I/O port a, for detecting a voltage on the transceiving bus 20.
The second detection circuit 11 may include an Analog-to-Digital Converter (ADC). The ADC is used to convert the voltage on the transmit receive bus 20 in analog form collected into a voltage in digital form.
The second detection circuit 11 further converts the voltage on the transmission/reception bus 20 into corresponding address information (horizontal axis coordinate value in fig. 2) by using the relation curve S2 as shown in fig. 2.
Optionally, the main control module 10 of this embodiment further includes a main control circuit 12, which is respectively connected to the second detection circuit 11 and the first I/O port a, and is not only used for providing a control signal to the first I/O port a, but also used for processing the voltage on the transceiving bus 20 acquired by the second detection circuit 11 and performing other control of the gate device.
The main control circuit 12 determines whether the voltage on the transceiving bus 20 detected by the second detection circuit 11 is a high level signal, if so, the main control circuit 10 determines that the transceiving bus 20 is in an idle state, and the main control circuit 12 outputs a control instruction to the first I/O port a; the control instruction is a low level signal with preset duration, and the preset durations corresponding to different control instructions are different. The control instruction comprises an address learning instruction, an address inquiry instruction, an infrared scanning instruction and the like.
The main control circuit 12 can send an address signal query instruction to the corresponding infrared transceiver module 30 according to the obtained address information.
As can be seen from the above analysis, when only the second I/O ports b of 1 ir transceiving module 30 are pulled down to ground at the same time, the ir transceiving module 30 can determine its own address information through the first detection circuit 31; at this time, the main control module 10 can also obtain the address information of the infrared transceiving module 30 through the second detection circuit 11. According to the design, the address learning of the infrared transceiving module 30 and the bus communication between the infrared transceiving module 30 and the main control module 10 can be realized.
In this embodiment, the number of the infrared transceiver modules 30 is 4, that is, n is 4, the power supply voltage VCC may be 5V, the resistance of the pull-up resistor R may be 4.2K Ω, the resistance of the voltage dividing resistor R1 may be 1K Ω, the resistance of the pull-down resistor R2 may be 4.2K Ω, the calculated divided voltage values corresponding to the 4 infrared transceiver modules 30 are shown by a curve S1 in fig. 2, and the calculated voltages of the corresponding 4 transceiver buses obtained by the second detection circuit 11 are shown by a curve S2 in fig. 2.
In other embodiments, the number of the infrared transceiver modules and the resistance of each resistor can be adjusted as required.
In an application scenario, the present embodiment may monitor whether the voltage of the transceiving bus 20 is 5V to determine whether the transceiving bus 20 is idle. When the transceiving bus 20 is idle, that is, when neither the first I/O port a of the main control module 10 nor the second I/O port b of the infrared transceiving module 30 is pulled down, the voltage of the transceiving bus 20 is 5V; when the first I/O port a of the main control module 10 pulls down the transceiving bus 20 (may output a low level voltage to the transceiving bus 20), the voltage of the transceiving bus 20 is 0, which is a low level, and the infrared transceiving module 30 on the transceiving bus 20 may measure the duration of the low level on the transceiving bus 20 through the first detection circuit 31 to obtain the instruction issued by the main control module 10; when a second I/O port b of one infrared transceiver module 30 is pulled down, the main control module 10 will monitor the voltage change on the transceiver bus 20 through the second detection circuit 11; in the non-instruction sending state, the main control module 10 monitors the level state of the transceiving bus 20 to determine that the infrared transceiving module 30 responds, and when the main control module 10 is in the address learning state, the main control module 10 monitors the voltage of the transceiving bus 20 through the second detection circuit 11 to determine that the address of each infrared transceiving module 30 exists, and in the address reporting stage, the infrared transceiving module 30 performs self-detection to determine the position of the infrared transceiving module 30 which has a fault. When the infrared scanning stage is performed, the main control module 10 determines the infrared shielding state of the infrared transceiving module 30 by monitoring the voltage of the transceiving bus 20 through the second detection circuit 11.
The present application further proposes another embodiment of a gate device, as shown in fig. 3, fig. 3 is a schematic structural diagram of an embodiment of the gate device of the present application. The main control module 10 of the gate device (not shown) of this embodiment has two first I/O ports a, the infrared transceiver module 30 includes an infrared transmitter module 33 and an infrared receiver module 34, the transceiver bus 20 includes a transmitter bus 21 and a receiver bus 22, the infrared transmitter module 33 has a second I/O port b, a pull-down resistor R2 and a detection circuit 31, the infrared receiver module 33 has another second I/O port b, the emission bus 21 is connected in series with at least two divider resistors R1, the reception bus 22 is connected in series with at least two other divider resistors R1, one of the two first I/O ports a is connected with one end of the divider resistor R1 corresponding to the infrared emission module 33 through the emission bus 21, and the other of the two first I/O ports a is connected with one end of the divider resistor R1 corresponding to the infrared reception module 34 through the reception bus 22; the gate device in this embodiment includes two pull-up resistors R, the main control module 10 includes two second detection circuits 11, one end of each pull-up resistor R is connected to the supply voltage VCC, and the other end of each pull-up resistor R is connected to the two second detection circuits 11 in a one-to-one correspondence manner.
The main control module 10 of this embodiment is connected to at least two infrared transmitting modules 33 through a transmitting bus 21, and connected to at least two infrared receiving modules 34 through a receiving bus 22, so as to form an infrared transmitting branch and an infrared receiving branch, where the circuit structures and the operating principles of the infrared transmitting branch and the infrared receiving branch are similar, and reference may be made to the above embodiments, which are not repeated herein.
The infrared transmitting module 33 and the corresponding infrared receiving module 34 can be matched through address information; the infrared transmitting module 33 and the corresponding infrared receiving module 34 can communicate by infrared code signals.
Specifically, the infrared transmitting module 33 and the infrared receiving module 34 determine their own address information through address learning; the infrared transmitting module 33 performs infrared encoding on the address information and transmits the address information, and the infrared receiving module 34 with the same address information decodes the infrared information and compares the addresses, and if the address information is the same, the communication is successful, and if the address information is different or the receiving time is overtime, the infrared receiving is abnormal. When the infrared receiving is abnormal, the infrared receiving module 34 may preset a time duration by pulling down the corresponding second I/O port b to report the abnormality, and the second detection circuit 11 of the main control module 10 may determine the abnormal position by monitoring the voltage change and the time duration on the receiving bus 22.
The infrared transmitting module 33 and the infrared receiving module 34 can pull down the corresponding bus voltage through the corresponding first I/O port a when the computer is started, so as to determine the unique address information of the computer in the bus, and implement power-down storage to reduce the starting time after subsequent startup; the infrared receiving module 34 can normally receive the infrared signal generated by the infrared transmitting module 33 with the matched address information and can filter the non-matched infrared signal. When the gate equipment is started, the position of the infrared transceiving module 30 with a fault can be determined according to the address learning state, the infrared transceiving module 30 determines whether the infrared transmitting module 33 or the infrared receiving module 34 with the fault is adopted, and then the corresponding replacement and electrification are carried out; the number of the infrared transceiving modules 30 can be freely increased or decreased according to product requirements, and the infrared transceiving modules are only required to be mounted on or pulled out of the corresponding buses, do not need to be additionally configured, and are convenient to maintain and expand.
The embodiment uses an infrared coding mechanism and an address matching mechanism, realizes address matching of the infrared transmitting module 33 and the infrared receiving module 34 at the same position, effectively improves the infrared anti-interference capability of the gate equipment, solves the alignment problem of the infrared transmitting module 33 and the infrared receiving module 34, and reduces the requirement of the gate equipment on the installation precision.
From the above analysis, after the first power-on address learning is completed, the infrared transceiver module 30 can be started only by the address query instruction when the subsequent gate device is started; if the infrared transceiver module 30 is detected normally, it is not necessary to perform address learning again, and the process supports monitoring the on-line status of the infrared transceiver module 30 and detecting an abnormal infrared transceiver module 30, and the initialization process is shown in fig. 4. After the gate device completes power-on initialization, the infrared transmitting module 33 and the infrared receiving module 34 complete address matching; the matched infrared receiving module 33 can distinguish whether the infrared signal comes from the paired infrared transmitting module 32, thereby completing the filtering of the infrared interference signal.
Specifically, as shown in fig. 4, after the gate is powered on, the main control module 10 sends an address query instruction to the infrared transceiver modules 30, and if all the infrared transceiver modules 30 respond, it determines whether the sequence of the detected address information is continuous; if not all the infrared transceiving modules 30 completely respond or the sequence of the detected address information is discontinuous, judging whether the number of address learning times is greater than the preset number of times, such as 3 times; if the address learning times are less than or equal to the preset times, performing address learning, and sending an address query instruction to the infrared transceiving module 30, if the address learning times are greater than the preset times, determining that the self-checking fails, and ending the control; if the sequence of the detected address information is continuous, controlling the infrared transceiving module 30 to perform infrared scanning and judging whether infrared is not blocked; if the shielding does not exist, judging that the self-checking is passed, and finishing the control; if the shielding exists, giving an alarm to prompt that the channel exits, and continuously presetting the time length, and if the channel does not exist, judging whether the channel exists or not in 10 s; if the shielding exists, the self-checking is judged to fail, the control is finished, and if the shielding does not exist, the infrared scanning is continued.
Different from the prior art, the infrared transceiver module is characterized in that a divider resistor is connected in series on the transceiver bus, the infrared transceiver module is connected with the divider resistor, and the address information of the infrared transceiver module is automatically generated by using the voltage at the other end of the divider resistor; therefore, the address allocation and identification of the infrared transceiving module on the transceiving bus can be realized through the bus voltage division mechanism, and compared with the scheme of performing address allocation and identification in a mode of using a dial switch or expanding an I/O port in the prior art, the address allocation and identification method can simplify the hardware structure of the gate equipment, simplify the installation and maintenance operation and improve the expandability of the gate equipment.
Furthermore, the address learning mode is used, so that the gate equipment can be adapted to infrared receiving and transmitting modules (an infrared receiving module and an infrared transmitting module) which conform to the same protocol and are of different models or different manufacturers, the number of the infrared receiving and transmitting modules can be freely increased or decreased, and the compatibility and the universality of the system are improved; through address matching of the infrared transceiving module, the infrared transceiving module filters received infrared signals through address information, the infrared anti-interference capability is improved, and the alignment requirement of the infrared transceiving module is reduced; the address information of the problem infrared receiving and transmitting module is judged through an address query mechanism in the power-on initialization process of the gate equipment, and the power-on self-test of the gate equipment is realized.
The above description is only for the purpose of illustrating embodiments of the present application and is not intended to limit the scope of the present application, and all modifications of equivalent structures and equivalent processes, which are made by the contents of the specification and the drawings of the present application or are directly or indirectly applied to other related technical fields, are also included in the scope of the present application.

Claims (10)

1. A gate apparatus, comprising:
the main control module is provided with a first I/O port and is used for outputting a control signal;
a transceiving bus, one end of which is connected to the first I/O port and inputs a voltage signal under the control of the control signal;
at least two divider resistors which are arranged on the transceiving bus in series, and one end of the first divider resistor is connected with the first I/O port through the transceiving bus;
and the infrared transceiving modules are correspondingly arranged with the divider resistors and are connected with the other ends of the corresponding divider resistors, and the infrared transceiving modules automatically generate address information according to the voltages of the other ends of the corresponding divider resistors under the control of the control signals.
2. The gate device according to claim 1, wherein the infrared transceiver module is provided with a second I/O port, a pull-down resistor and a first detection circuit, one end of the pull-down resistor is connected to the corresponding second I/O port, the other end of the pull-down resistor is connected to the corresponding first detection circuit, and the other end of the voltage-dividing resistor is connected to the other end of the corresponding pull-down resistor;
and when the second I/O port is pulled down to be grounded, the first detection circuit acquires a voltage division value of the pull-down resistor on the voltage signal and generates corresponding address information of the infrared transceiving module according to the voltage division value.
3. The gate device of claim 2, wherein the master control module comprises a second detection circuit connected to the one end of the transceiving bus for detecting a voltage on the transceiving bus.
4. The gate apparatus of claim 3, further comprising:
and one end of the pull-up resistor is connected with a power supply voltage, and the other end of the pull-up resistor is connected with the first I/O port and used for generating the voltage signal under the control of the control signal.
5. The gate device according to claim 4, wherein the master control module has two first I/O ports, the infrared transceiver module includes an infrared transmitter module and an infrared receiver module, the transceiver bus includes a transmitter bus and a receiver bus, the infrared transmitter module has one second I/O port, one pull-down resistor and one detection circuit, the infrared receiver module has another second I/O port, another pull-down resistor and another detection circuit, the transmitter bus is connected with at least two divider resistors in series, the receiver bus is connected with at least two divider resistors in series, one of the two first I/O ports is connected with one end of the divider resistor corresponding to the infrared transmitter module through the transmitter bus, and the other one of the two first I/O ports is connected with one end of the divider resistor corresponding to the infrared receiving module through the receiving bus.
6. The gate device according to claim 5, wherein two pull-up resistors are included, the main control module includes two second detection circuits, one end of each pull-up resistor is connected to the supply voltage, and the other end of each pull-up resistor is connected to the two second detection circuits in a one-to-one correspondence manner.
7. The gate device according to claim 3, wherein the infrared transceiver module further comprises a coding circuit, respectively connected to the first detection circuit and the first I/O port, for coding the address information to implement infrared coding transceiving of the infrared transceiver module.
8. The gate device according to claim 3, wherein the master control module further includes a master control circuit, the master control circuit is connected to the second detection circuit and the first I/O port, the master control circuit is configured to generate the control signal and determine whether the voltage on the transceiving bus detected by the second detection circuit is a high level signal, if so, the master control circuit determines that the transceiving bus is in an idle state, and the master control circuit outputs a control command to the first I/O port; the control instruction is a low level signal with preset duration, and the preset durations corresponding to different control instructions are different.
9. The gate device of claim 3, wherein the control instructions include an address query instruction, the second detection circuit converting a voltage on the transceiving bus to the address information; and the master control circuit generates the address signal query instruction according to the address information.
10. The gate device of claim 3, wherein a collision avoidance strategy is employed to pull down the second I/O port of each infrared transceiver module to ground in sequence.
CN202110772854.1A 2021-07-08 2021-07-08 Gate equipment Pending CN113689605A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110772854.1A CN113689605A (en) 2021-07-08 2021-07-08 Gate equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110772854.1A CN113689605A (en) 2021-07-08 2021-07-08 Gate equipment

Publications (1)

Publication Number Publication Date
CN113689605A true CN113689605A (en) 2021-11-23

Family

ID=78576835

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110772854.1A Pending CN113689605A (en) 2021-07-08 2021-07-08 Gate equipment

Country Status (1)

Country Link
CN (1) CN113689605A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114448507A (en) * 2021-12-01 2022-05-06 浙江大华技术股份有限公司 Optical signal identification method applied to gate and gate

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107719153A (en) * 2017-09-07 2018-02-23 浙江吉利汽车研究院有限公司 Collection plate address automatic allocating method and device in battery management system
CN208722031U (en) * 2018-10-24 2019-04-09 杭州尚朴投资有限公司 The detection system of gate passage
CN109639544A (en) * 2018-12-19 2019-04-16 珠海格力电器股份有限公司 The system and method for automatic distribution address
CN110471125A (en) * 2018-05-10 2019-11-19 杭州海康威视数字技术股份有限公司 Infrared detecting device, passageway gate machine and passageway gate machine control method
CN211898006U (en) * 2019-12-02 2020-11-10 深圳市嘉昱机电有限公司 Control system of passage gate
CN213521962U (en) * 2020-12-10 2021-06-22 浙江智轩电气有限公司 Bus address allocation circuit and system based on resistance voltage division

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107719153A (en) * 2017-09-07 2018-02-23 浙江吉利汽车研究院有限公司 Collection plate address automatic allocating method and device in battery management system
CN110471125A (en) * 2018-05-10 2019-11-19 杭州海康威视数字技术股份有限公司 Infrared detecting device, passageway gate machine and passageway gate machine control method
CN208722031U (en) * 2018-10-24 2019-04-09 杭州尚朴投资有限公司 The detection system of gate passage
CN109639544A (en) * 2018-12-19 2019-04-16 珠海格力电器股份有限公司 The system and method for automatic distribution address
CN211898006U (en) * 2019-12-02 2020-11-10 深圳市嘉昱机电有限公司 Control system of passage gate
CN213521962U (en) * 2020-12-10 2021-06-22 浙江智轩电气有限公司 Bus address allocation circuit and system based on resistance voltage division

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114448507A (en) * 2021-12-01 2022-05-06 浙江大华技术股份有限公司 Optical signal identification method applied to gate and gate
CN114448507B (en) * 2021-12-01 2024-05-07 浙江大华技术股份有限公司 Optical signal identification method applied to gate and gate

Similar Documents

Publication Publication Date Title
US4573041A (en) Electric wiring system having a plurality of sensors
US5596317A (en) Vehicle safety device with electronically coded access authorization
JP2003081059A (en) Keyless entry device serving also as tire inflation pressure monitor
US4554461A (en) Information transmitting apparatus
JPH05205073A (en) Device for reading and recording autonomous pulse
US11827176B2 (en) Electronic door locking system
DE102009044578A1 (en) Receiver system for vehicles
CN113689605A (en) Gate equipment
US10259406B2 (en) Sensor apparatus
US6851067B2 (en) Current driven serial bus system having an energy saving mode
KR20150099061A (en) A vehicle specification checking method and the apparatus thereof
US6778064B1 (en) Communication device comprising portable transmitter in which ID code is registered after manufacturing
CN110546045A (en) Device for identifying the position of an electronic unit on a motor vehicle
US20070075754A1 (en) System state monitoring circuit
CN103533297A (en) Monitoring circuit with a signature watchdog
KR20010113194A (en) Interface aqpparatus for remote diagnosis of vehicle
CN110260475A (en) Bus control method, device, equipment, host computer and air-conditioning
KR101108027B1 (en) Digital wiring system for vehicles
RU2103744C1 (en) Guarding alarm system
CN105529827B (en) A kind of Intelligent region intrusion defense video Auxiliary Processing Unit
KR930001222Y1 (en) Circuit for inspecting communication
CN210416485U (en) Vehicle fault diagnosis system
JPH07105121A (en) Decentralized controller
KR930006862B1 (en) Triple modular redundency method
CN210605685U (en) Testing device for vehicle-mounted multimedia host

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination