CN113608942B - Method, system, equipment and medium for testing LPC signal - Google Patents

Method, system, equipment and medium for testing LPC signal Download PDF

Info

Publication number
CN113608942B
CN113608942B CN202110812391.7A CN202110812391A CN113608942B CN 113608942 B CN113608942 B CN 113608942B CN 202110812391 A CN202110812391 A CN 202110812391A CN 113608942 B CN113608942 B CN 113608942B
Authority
CN
China
Prior art keywords
signal
signals
receiving end
test
pch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110812391.7A
Other languages
Chinese (zh)
Other versions
CN113608942A (en
Inventor
杨茁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202110812391.7A priority Critical patent/CN113608942B/en
Publication of CN113608942A publication Critical patent/CN113608942A/en
Application granted granted Critical
Publication of CN113608942B publication Critical patent/CN113608942B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273—Test methods
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The application discloses a method, a system, equipment and a storage medium for testing LPC signals, wherein the method comprises the following steps: simultaneously spot measuring signals at two ends of PCH and a communication object, and storing the acquired signals as waveforms; determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part; testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement; and determining that LPC signals of the PCH and the communication object are complete in response to the timing sequence meeting requirements. The application determines the receiving end of the test signal according to the change conditions of the rising edge and the falling edge of the signal, can greatly reduce the time and manpower for testing the LPC signal and increase the test efficiency.

Description

Method, system, equipment and medium for testing LPC signal
Technical Field
The present application relates to the field of testing, and more particularly, to a method, system, computer device, and readable medium for testing an LPC signal.
Background
The signal integrity problem becomes more serious with increasing clock frequencies in the current age, and the time that designers use to solve the signal integrity problem and design new products is also becoming shorter. Product designers have only one opportunity to launch a product into the market, so the product must run successfully for the first time. In order to ensure smooth running of the server and perfect use of interfaces and components of the server, it is particularly important to measure signals of each path of the server. The LPC bus, original name Low pin count Bus (Low Pin count bus), is used in IBM (International Business Machine, international Business machines corporation) PC (Personal Computer ) compatible machines to connect low bandwidth devices and low speed devices to the CPU. Common low-speed devices are: BIOS (Basic Input/Output System), serial port, parallel port, PS/2 keyboard and mouse, floppy disk controller, and comparing new device with trusted platform module. The LPC bus is typically physically connected to a PCH (south bridge chip) on the motherboard, which is typically connected to a series of low bandwidth devices and low speed devices, such as two programmable interrupt controllers, a programmable timer and two ISA DMA controllers, on an IBM PC AT platform.
Signal integrity testing and determination for LPC (low pin count) signals is currently a relatively cumbersome process. The LPC signal is usually used for communication of PCH and BMC (Baseboard Management Controller ) and PCH and CPLD (Complex Programmable Logic Device, complex programmable logic device), and has four paths of bidirectional DATA (DATA) signals respectively, when measuring signals, a signal receiving end needs to be tested, when measuring signals, the receiving and transmitting ends of the bidirectional signals are difficult to judge, when measuring signals, two paths of DATA signals and CLK (clock) signals need to be measured at the same time, and the position of the signal receiving end needs to be judged more difficult. In addition, the traditional test method needs to use three probes to perform spot test at the same time, so that one person is difficult to operate and the mainboard is easy to short. And the corresponding read-write waveform needs to be found manually when measuring the time sequence, and the position of the receiving end is judged, so that manpower and time are wasted.
Disclosure of Invention
Accordingly, an object of the embodiments of the present application is to provide a method, a system, a computer device and a computer readable storage medium for testing an LPC signal, which utilize a probe support to perform signal point measurement and determine a receiving end of a test signal according to the change conditions of a rising edge and a falling edge of the signal, so that the time and manpower for testing the LPC signal can be greatly reduced, the testing efficiency is increased, the jitter and error caused by manual testing are reduced, and the testing is faster and more accurate.
Based on the above objects, an aspect of an embodiment of the present application provides a method for testing an LPC signal, including the steps of: simultaneously spot measuring signals at two ends of PCH and a communication object, and storing the acquired signals as waveforms; determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part; testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement; and determining that LPC signals of the PCH and the communication object are complete in response to the timing sequence meeting requirements.
In some embodiments, the simultaneous measurement of signals across the PCH and the communicating object comprises: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object.
In some embodiments, the determining the receiving end of the test signal according to the rising edge and the falling edge in the portion includes: and determining the receiving end of the test signal through the sequence of level jump under the same time domain.
In some embodiments, the determining the receiving end of the test signal by the sequence of the level transitions in the same time domain includes: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal.
In another aspect of an embodiment of the present application, there is provided a system for testing an LPC signal, including: the spot measurement module is configured to measure signals at two ends of the PCH and the communication object at the same time and store the acquired signals as waveforms; the test module is configured to determine a part where the read-write signals coexist according to the waveform, and determine a receiving end of the test signals according to rising edges and falling edges in the part; the judging module is configured to test the time sequence of the signal corresponding to the receiving end and judge whether the time sequence meets the requirement; and a feedback module configured to determine that the LPC signals of the PCH and the communication object are complete in response to the timing sequence meeting a requirement.
In some embodiments, the point measurement module is configured to: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object.
In some embodiments, the test module is configured to: and determining the receiving end of the test signal through the sequence of level jump under the same time domain.
In some embodiments, the test module is configured to: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal.
In yet another aspect of the embodiment of the present application, there is also provided a computer apparatus, including: at least one processor; and a memory storing computer instructions executable on the processor, which when executed by the processor, perform the steps of the method as above.
In yet another aspect of the embodiments of the present application, there is also provided a computer-readable storage medium storing a computer program which, when executed by a processor, implements the method steps as described above.
The application has the following beneficial technical effects: the probe support is used for signal point measurement, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the testing efficiency is improved, the jitter and error caused by manual testing are reduced, and the testing is faster and more accurate.
Drawings
In order to more clearly illustrate the embodiments of the application or the technical solutions in the prior art, the drawings that are necessary for the description of the embodiments or the prior art will be briefly described, it being obvious that the drawings in the following description are only some embodiments of the application and that other embodiments may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of an embodiment of a method for testing LPC signals provided by the present application;
FIG. 2 is a schematic view of a probe holder according to the present application;
FIG. 3 is a signal waveform diagram provided by the present application;
FIG. 4 is a schematic diagram of a hardware configuration of an embodiment of a computer device for testing LPC signals according to the present application;
fig. 5 is a schematic diagram of an embodiment of a computer storage medium for testing an LPC signal provided by the present application.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the following embodiments of the present application will be described in further detail with reference to the accompanying drawings.
It should be noted that, in the embodiments of the present application, all the expressions "first" and "second" are used to distinguish two entities with the same name but different entities or different parameters, and it is noted that the "first" and "second" are only used for convenience of expression, and should not be construed as limiting the embodiments of the present application, and the following embodiments are not described one by one.
In a first aspect of the embodiments of the present application, an embodiment of a method of testing an LPC signal is presented. Fig. 1 is a schematic diagram of an embodiment of a method for testing an LPC signal provided by the present application.
As shown in fig. 1, the embodiment of the present application includes the following steps:
s1, simultaneously spot measuring signals at two ends of a PCH and a communication object, and storing the obtained signals as waveforms;
s2, determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part;
s3, testing the time sequence of the signal corresponding to the receiving end, and judging whether the time sequence meets the requirement; and
and S4, determining that LPC signals of the PCH and the communication object are complete in response to the time sequence meeting the requirement.
The conventional method for testing the LPC signal needs to hold three probes simultaneously for spot measurement and grounding simultaneously, is difficult to operate manually and can easily cause short circuit of a server, so that the embodiment of the application designs a probe support for cooperation test. Fig. 2 is a schematic diagram of a probe support provided by the present application, and as shown in fig. 2, the entire probe support mainly comprises three parts: wherein (1) is an integral bracket structure comprising a base, a first support, a connector and a second support, wherein the angle between the first support and the second support can be adjusted by means of the connector between the first support and the second support; (2) the part is designed as a slide rail, and (3) the probe clamp is inserted into a hollow cylinder at the top end of the clamp and fixed, and the probe clamp can move on the slide rail by adjusting the angle and the height. By utilizing the device, the problem that three or more probes need to be measured at the same time can be solved, and one person can finish the spot measurement of signals and reduce errors and risks caused by human jitter.
The LPC signal is a bi-directional signal that communicates between the PCH and the BMC and between the PCH and the CPLD. For the signal integrity test, the point test signal should be the receiving end of the signal to be tested, if the signal at the transmitting end is tested, the signal at the transmitting end will be reflected by the wire transmitted to the receiving end, and the test result is inaccurate. In this case, although the BMC end or the CPLD end cannot perform the spot measurement, the signal of the receiving end will have a great influence on the accuracy of the test if no judgment is made at this time. Therefore, signals at two ends of the PCH and the communication object (such as BMC or CPLD) can be measured at the same time, and the signal at the receiving end can be judged by the sequence of level jump in the same time domain because the signal at the transmitting end is before the signal at the receiving end and the signal at the receiving end is after the signal at the receiving end.
And simultaneously, the signals at the two ends of the PCH and the communication object are measured in a spot mode, and the acquired signals are stored as waveforms. The probe support can be used for spot measurement of signals at two ends of PCH and communication objects, and the acquired signals can be stored as waveforms by using an automation tool. The communication objects include BMCs and CPLDs.
In some embodiments, the simultaneous measurement of signals across the PCH and the communicating object comprises: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object. Because the receiving and transmitting ends of the bidirectional signal are difficult to judge, two paths of DATA signals and CLK signals can be measured simultaneously when the signals are measured.
And determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part.
In some embodiments, the determining the receiving end of the test signal according to the rising edge and the falling edge in the portion includes: and determining the receiving end of the test signal through the sequence of level jump under the same time domain. Fig. 3 shows a waveform of the signal provided by the present application, as shown in fig. 3, which is an LPC signal between PCH and BMC, wherein 1 represents a CLK signal, and 2 and 3 represent two DATA signals. At this time, the ZOOM is turned on in the waveform with a larger storage depth, and a part where the read-write signals coexist is found, and the rising edge and the falling edge in the part observe the change of the two paths of DATA signals.
In some embodiments, the determining the receiving end of the test signal by the sequence of the level transitions in the same time domain includes: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal. For example, in fig. 3, the falling edge is that the signal 2 is first changed from 1 to 0, the rising edge is also that the level of the signal 2 is first changed from 0 to 1, so that the signal that the rising edge transitions from zero to one last and the signal that the falling edge transitions from one to zero last are the same signal, and are both signals 3, at this time, it can be determined that the signal 2 is before the signal 3, that is, the signal 2 is the signal of the PCH transmitting end, and the receiving end of the signal to be tested is normally tested, and therefore the timing sequence of the signal 3 should be tested.
If it appears that the falling edge is that the signal 2 is changed from 1 to 0 first, and the rising edge is that the level of the signal 3 is changed from 0 to 1 first, it is explained that the signal transmission may be problematic, and the signals at both ends of the PCH and the communication object may be simultaneously measured again through the probe support.
And testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement. And determining that LPC signals of the PCH and the communication object are complete in response to the time sequence meeting requirements. And automatically creating a cursor measurement establishment holding time and the like at the corresponding level position according to the specification requirement, and analyzing whether spec requirements are met and generating a report after the completion of the establishment holding time.
According to the application, signal point measurement is performed by using the probe support, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the test efficiency is improved, the jitter and error caused by manual test are reduced, and the test is faster and more accurate. The method for testing the LPC signal can also be applied to the measurement of other bidirectional signals.
It should be noted that, the steps in the embodiments of the method for testing an LPC signal may be intersected, replaced, added and subtracted, so that the method for testing an LPC signal by using these reasonable permutation and combination transforms shall also belong to the protection scope of the present application, and shall not limit the protection scope of the present application to the embodiments.
In view of the above object, a second aspect of an embodiment of the present application provides a system for testing an LPC signal, including: the spot measurement module is configured to measure signals at two ends of the PCH and the communication object at the same time and store the acquired signals as waveforms; the test module is configured to determine a part where the read-write signals coexist according to the waveform, and determine a receiving end of the test signals according to rising edges and falling edges in the part; the judging module is configured to test the time sequence of the signal corresponding to the receiving end and judge whether the time sequence meets the requirement; and a feedback module configured to determine that the LPC signals of the PCH and the communication object are complete in response to the timing sequence meeting a requirement.
In some embodiments, the point measurement module is configured to: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object.
In some embodiments, the test module is configured to: and determining the receiving end of the test signal through the sequence of level jump under the same time domain.
In some embodiments, the test module is configured to: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal.
According to the application, signal point measurement is performed by using the probe support, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the test efficiency is improved, the jitter and error caused by manual test are reduced, and the test is faster and more accurate.
In view of the above object, a third aspect of the embodiments of the present application provides a computer device, including: at least one processor; and a memory storing computer instructions executable on the processor, the instructions being executable by the processor to perform the steps of: s1, simultaneously spot measuring signals at two ends of a PCH and a communication object, and storing the obtained signals as waveforms; s2, determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part; s3, testing the time sequence of the signal corresponding to the receiving end, and judging whether the time sequence meets the requirement; and S4, determining that LPC signals of the PCH and the communication object are complete in response to the time sequence meeting the requirement.
And simultaneously, the signals at the two ends of the PCH and the communication object are measured in a spot mode, and the acquired signals are stored as waveforms. The probe support can be used for spot measurement of signals at two ends of PCH and communication objects, and the acquired signals can be stored as waveforms by using an automation tool. The communication objects include BMCs and CPLDs.
In some embodiments, the simultaneous measurement of signals across the PCH and the communicating object comprises: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object. Because the receiving and transmitting ends of the bidirectional signal are difficult to judge, two paths of DATA signals and CLK signals can be measured simultaneously when the signals are measured.
And determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part.
In some embodiments, the determining the receiving end of the test signal according to the rising edge and the falling edge in the portion includes: and determining the receiving end of the test signal through the sequence of level jump under the same time domain. Fig. 3 shows a waveform of the signal provided by the present application, as shown in fig. 3, which is an LPC signal between PCH and BMC, wherein 1 represents a CLK signal, and 2 and 3 represent two DATA signals. At this time, the ZOOM is turned on in the waveform with a larger storage depth, and a part where the read-write signals coexist is found, and the rising edge and the falling edge in the part observe the change of the two paths of DATA signals.
In some embodiments, the determining the receiving end of the test signal by the sequence of the level transitions in the same time domain includes: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal. For example, in fig. 3, the falling edge is that the signal 2 is first changed from 1 to 0, the rising edge is also that the level of the signal 2 is first changed from 0 to 1, so that the signal that the rising edge transitions from zero to one last and the signal that the falling edge transitions from one to zero last are the same signal, and are both signals 3, at this time, it can be determined that the signal 2 is before the signal 3, that is, the signal 2 is the signal of the PCH transmitting end, and the receiving end of the signal to be tested is normally tested, and therefore the timing sequence of the signal 3 should be tested.
If it appears that the falling edge is that the signal 2 is changed from 1 to 0 first, and the rising edge is that the level of the signal 3 is changed from 0 to 1 first, it is explained that the signal transmission may be problematic, and the signals at both ends of the PCH and the communication object may be simultaneously measured again through the probe support.
And testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement. And determining that LPC signals of the PCH and the communication object are complete in response to the time sequence meeting requirements. And automatically creating a cursor measurement establishment holding time and the like at the corresponding level position according to the specification requirement, and analyzing whether spec requirements are met and generating a report after the completion of the establishment holding time.
According to the application, signal point measurement is performed by using the probe support, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the test efficiency is improved, the jitter and error caused by manual test are reduced, and the test is faster and more accurate.
Fig. 4 is a schematic hardware structure of an embodiment of the above-mentioned computer device for testing an LPC signal according to the present application.
Taking the example of the apparatus shown in fig. 4, the apparatus includes a processor 201 and a memory 202, and may further include: an input device 203 and an output device 204.
The processor 201, memory 202, input devices 203, and output devices 204 may be connected by a bus or other means, for example in fig. 4.
The memory 202 is used as a non-volatile computer readable storage medium for storing non-volatile software programs, non-volatile computer executable programs, and modules, such as program instructions/modules corresponding to the method for testing an LPC signal in an embodiment of the present application. The processor 201 executes various functional applications of the server and data processing by running non-volatile software programs, instructions and modules stored in the memory 202, i.e. implements a method of testing the LPC signal. The method comprises the following steps: simultaneously spot measuring signals at two ends of PCH and a communication object, and storing the acquired signals as waveforms; determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part; testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement; and determining that LPC signals of the PCH and the communication object are complete in response to the timing sequence meeting requirements.
And simultaneously, the signals at the two ends of the PCH and the communication object are measured in a spot mode, and the acquired signals are stored as waveforms. The probe support can be used for spot measurement of signals at two ends of PCH and communication objects, and the acquired signals can be stored as waveforms by using an automation tool. The communication objects include BMCs and CPLDs.
In some embodiments, the simultaneous measurement of signals across the PCH and the communicating object comprises: and spot-measuring two paths of data signals and one path of clock signals of the PCH and the communication object. Because the receiving and transmitting ends of the bidirectional signal are difficult to judge, two paths of DATA signals and CLK signals can be measured simultaneously when the signals are measured.
And determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part.
In some embodiments, the determining the receiving end of the test signal according to the rising edge and the falling edge in the portion includes: and determining the receiving end of the test signal through the sequence of level jump under the same time domain. Fig. 3 shows a waveform of the signal provided by the present application, as shown in fig. 3, which is an LPC signal between PCH and BMC, wherein 1 represents a CLK signal, and 2 and 3 represent two DATA signals. At this time, the ZOOM is turned on in the waveform with a larger storage depth, and a part where the read-write signals coexist is found, and the rising edge and the falling edge in the part observe the change of the two paths of DATA signals.
In some embodiments, the determining the receiving end of the test signal by the sequence of the level transitions in the same time domain includes: judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and determining that the signal is the signal corresponding to the receiving end in response to the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal. For example, in fig. 3, the falling edge is that the signal 2 is first changed from 1 to 0, the rising edge is also that the level of the signal 2 is first changed from 0 to 1, so that the signal that the rising edge transitions from zero to one last and the signal that the falling edge transitions from one to zero last are the same signal, and are both signals 3, at this time, it can be determined that the signal 2 is before the signal 3, that is, the signal 2 is the signal of the PCH transmitting end, and the receiving end of the signal to be tested is normally tested, and therefore the timing sequence of the signal 3 should be tested.
If it appears that the falling edge is that the signal 2 is changed from 1 to 0 first, and the rising edge is that the level of the signal 3 is changed from 0 to 1 first, it is explained that the signal transmission may be problematic, and the signals at both ends of the PCH and the communication object may be simultaneously measured again through the probe support.
And testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement. And determining that LPC signals of the PCH and the communication object are complete in response to the time sequence meeting requirements. And automatically creating a cursor measurement establishment holding time and the like at the corresponding level position according to the specification requirement, and analyzing whether spec requirements are met and generating a report after the completion of the establishment holding time.
According to the application, signal point measurement is performed by using the probe support, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the test efficiency is improved, the jitter and error caused by manual test are reduced, and the test is faster and more accurate.
Memory 202 may include a storage program area that may store an operating system, at least one application program required for functionality, and a storage data area; the memory data area may store data created according to the use of a method of testing the LPC signal, etc. In addition, memory 202 may include high-speed random access memory, and may also include non-volatile memory, such as at least one magnetic disk storage device, flash memory device, or other non-volatile solid-state storage device. In some embodiments, memory 202 may optionally include memory located remotely from processor 201, which may be connected to the local module via a network. Examples of such networks include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
The input device 203 may receive input information such as a user name and a password. The output device 204 may include a display device such as a display screen.
One or more of the corresponding program instructions/modules for the method of testing an LPC signal are stored in the memory 202, which when executed by the processor 201, performs the method of testing an LPC signal in any of the method embodiments described above.
Any one embodiment of a computer device that performs the above-described method of testing an LPC signal may achieve the same or similar effects as any of the previously-described method embodiments corresponding thereto.
The application also provides a computer readable storage medium storing a computer program which when executed by a processor performs the method as above.
Fig. 5 is a schematic diagram of an embodiment of the above-mentioned computer storage medium for testing an LPC signal according to the present application. Taking a computer storage medium as shown in fig. 5 as an example, the computer readable storage medium 3 stores a computer program 31 that when executed by a processor performs the above method.
According to the application, signal point measurement is performed by using the probe support, and the receiving end of the test signal is determined according to the change conditions of the rising edge and the falling edge of the signal, so that the time and labor for testing the LPC signal can be greatly reduced, the test efficiency is improved, the jitter and error caused by manual test are reduced, and the test is faster and more accurate.
Finally, it should be noted that, as will be understood by those skilled in the art, implementing all or part of the above-described methods in the embodiments may be implemented by a computer program to instruct related hardware, and the program for testing the LPC signal may be stored in a computer readable storage medium, where the program may include the steps of the embodiments of the methods described above when executed. The storage medium of the program may be a magnetic disk, an optical disk, a read-only memory (ROM), a random-access memory (RAM), or the like. The computer program embodiments described above may achieve the same or similar effects as any of the method embodiments described above.
The foregoing is an exemplary embodiment of the present disclosure, but it should be noted that various changes and modifications could be made herein without departing from the scope of the disclosure as defined by the appended claims. The functions, steps and/or actions of the method claims in accordance with the disclosed embodiments described herein need not be performed in any particular order. Furthermore, although elements of the disclosed embodiments may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
It should be understood that as used herein, the singular forms "a", "an", and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The foregoing embodiment of the present application has been disclosed with reference to the number of embodiments for the purpose of description only, and does not represent the advantages or disadvantages of the embodiments.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program for instructing relevant hardware, and the program may be stored in a computer readable storage medium, where the storage medium may be a read-only memory, a magnetic disk or an optical disk, etc.
Those of ordinary skill in the art will appreciate that: the above discussion of any embodiment is merely exemplary and is not intended to imply that the scope of the disclosure of embodiments of the application, including the claims, is limited to such examples; combinations of features of the above embodiments or in different embodiments are also possible within the idea of an embodiment of the application, and many other variations of the different aspects of the embodiments of the application as described above exist, which are not provided in detail for the sake of brevity. Therefore, any omission, modification, equivalent replacement, improvement, etc. of the embodiments should be included in the protection scope of the embodiments of the present application.

Claims (4)

1. A method of testing an LPC signal comprising the steps of:
simultaneously spot measuring signals at two ends of PCH and a communication object, and storing the acquired signals as waveforms;
determining a part where read-write signals coexist according to the waveform, and determining a receiving end of the test signal according to rising edges and falling edges in the part;
testing the time sequence of the signal corresponding to the receiving end and judging whether the time sequence meets the requirement; and
determining that LPC signals of the PCH and the communication object are complete in response to the timing being satisfactory,
the simultaneous measurement of signals at two ends of PCH and a communication object comprises the following steps:
two paths of data signals and one path of clock signals of the PCH and the communication object are measured,
the determining the receiving end of the test signal according to the rising edge and the falling edge in the part comprises:
the receiving end of the test signal is determined by the sequence of level jumps in the same time domain,
the receiving end for determining the test signal successively through level jump in the same time domain comprises:
judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and
and responding to the fact that the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal, and determining the signal to be the signal corresponding to the receiving end.
2. A system for testing an LPC signal, comprising:
the spot measurement module is configured to measure signals at two ends of the PCH and the communication object at the same time and store the acquired signals as waveforms;
the test module is configured to determine a part where the read-write signals coexist according to the waveform, and determine a receiving end of the test signals according to rising edges and falling edges in the part;
the judging module is configured to test the time sequence of the signal corresponding to the receiving end and judge whether the time sequence meets the requirement; and
a feedback module configured to determine that LPC signals of the PCH and the communication object are complete in response to the timing being satisfactory,
the spot measurement module is configured to:
two paths of data signals and one path of clock signals of the PCH and the communication object are measured,
the test module is further configured to:
the receiving end of the test signal is determined by the sequence of level jumps in the same time domain,
the test module is further configured to:
judging whether a signal of which the rising edge is at last from zero to one jump and a signal of which the falling edge is at last from one to zero jump are the same signal or not; and
and responding to the fact that the signal of the last transition from zero to one of the rising edge and the signal of the last transition from one to zero of the falling edge are the same signal, and determining the signal to be the signal corresponding to the receiving end.
3. A computer device, comprising:
at least one processor; and
a memory storing computer instructions executable on the processor, which when executed by the processor, perform the steps of the method of claim 1.
4. A computer readable storage medium storing a computer program, characterized in that the computer program when executed by a processor implements the steps of the method of claim 1.
CN202110812391.7A 2021-07-19 2021-07-19 Method, system, equipment and medium for testing LPC signal Active CN113608942B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110812391.7A CN113608942B (en) 2021-07-19 2021-07-19 Method, system, equipment and medium for testing LPC signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110812391.7A CN113608942B (en) 2021-07-19 2021-07-19 Method, system, equipment and medium for testing LPC signal

Publications (2)

Publication Number Publication Date
CN113608942A CN113608942A (en) 2021-11-05
CN113608942B true CN113608942B (en) 2023-08-29

Family

ID=78337862

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110812391.7A Active CN113608942B (en) 2021-07-19 2021-07-19 Method, system, equipment and medium for testing LPC signal

Country Status (1)

Country Link
CN (1) CN113608942B (en)

Also Published As

Publication number Publication date
CN113608942A (en) 2021-11-05

Similar Documents

Publication Publication Date Title
US7873874B2 (en) System and method for controlling synchronous functional microprocessor redundancy during test and analysis
US8996928B2 (en) Devices for indicating a physical layer error
CN203025340U (en) Test fixture detecting system
US20100164476A1 (en) On-die signal timing measurement
CN111190089B (en) Method and device for determining jitter time, storage medium and electronic equipment
CN112732502B (en) Method and device for detecting I2C signal, detection equipment and storage medium
CN113868066A (en) Test and measurement system for analyzing a device under test
CN113868064A (en) Method and device for automatically measuring PCIE eye diagram, computer equipment and storage medium
CN113014339A (en) Quality test method, device and equipment for PCIe external plug-in card receiving channel
CN111682979A (en) Method and device for generating high-speed signal test board
CN113608942B (en) Method, system, equipment and medium for testing LPC signal
US20170277613A1 (en) Multiple mode testing in a vector memory restricted test environment
CN102254569B (en) Quad-data rate (QDR) controller and realization method thereof
US10107859B1 (en) Determining test conditions for at-speed transition delay fault tests on semiconductor devices
KR101192556B1 (en) Method for design verification system of digital circuits and the verification system thereof
US20230176113A1 (en) Chip testing method and apparatus
WO2023029253A1 (en) Power source stability testing method, system, and device
CN114706718A (en) PCIe signal integrity verification method, device, equipment and medium
CN113268390A (en) Testing jig, system and method for mSATA interface
CN113722265A (en) Debugging optimization method and device for interconnection channel in multi-CPU system
CN116137604A (en) Communication link detection method, device and medium
US8670947B2 (en) Computer system for automatically determining slew rate de-rating values
CN117811960A (en) Signal testing method and related assembly
Raval Platform readiness test plan
Khan et al. Advances in Traditional Electrical Validation of High-Speed Serial Connections Using Innovative Debugging Methods and Machine Learning Models

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant