CN113422746B - Receiving demodulation processing method for D8PSK signal - Google Patents
Receiving demodulation processing method for D8PSK signal Download PDFInfo
- Publication number
- CN113422746B CN113422746B CN202110701421.7A CN202110701421A CN113422746B CN 113422746 B CN113422746 B CN 113422746B CN 202110701421 A CN202110701421 A CN 202110701421A CN 113422746 B CN113422746 B CN 113422746B
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- d8psk
- frame
- receiving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000003672 processing method Methods 0.000 title abstract description 3
- 238000000034 method Methods 0.000 claims abstract description 44
- 238000001914 filtration Methods 0.000 claims abstract description 13
- 238000007781 pre-processing Methods 0.000 claims abstract description 11
- 238000005070 sampling Methods 0.000 claims abstract description 9
- 238000013507 mapping Methods 0.000 claims abstract description 7
- 125000004122 cyclic group Chemical group 0.000 claims abstract description 6
- 238000001514 detection method Methods 0.000 claims description 18
- 108010076504 Protein Sorting Signals Proteins 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 claims description 6
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000005259 measurement Methods 0.000 claims description 4
- 230000002411 adverse Effects 0.000 claims description 3
- 230000000694 effects Effects 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 238000013075 data extraction Methods 0.000 claims description 2
- 238000000605 extraction Methods 0.000 claims 2
- 238000004364 calculation method Methods 0.000 abstract 1
- 108091006146 Channels Proteins 0.000 description 23
- 238000004891 communication Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 101000972822 Homo sapiens Protein NipSnap homolog 2 Proteins 0.000 description 2
- 102100022564 Protein NipSnap homolog 2 Human genes 0.000 description 2
- 230000003416 augmentation Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000001427 coherent effect Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0202—Channel estimation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
- H04L27/2334—Demodulator circuits; Receiver circuits using non-coherent demodulation using filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
- H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
- H04L27/38—Demodulator circuits; Receiver circuits
- H04L27/3818—Demodulator circuits; Receiver circuits using coherent demodulation, i.e. using one or more nominally phase synchronous carriers
- H04L27/3827—Demodulator circuits; Receiver circuits using coherent demodulation, i.e. using one or more nominally phase synchronous carriers in which the carrier is recovered using only the demodulated baseband signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/0335—Arrangements for removing intersymbol interference characterised by the type of transmission
- H04L2025/03375—Passband transmission
- H04L2025/03401—PSK
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
The invention discloses a receiving demodulation processing method of a D8PSK signal, which comprises the processes of signal preprocessing, data synchronization, channel estimation and equalization, data decoding and the like; the signal preprocessing process first digitally down-converts the input signal, mixing it to baseband. Then digital filtering is performed to reject noise signals, and at the same time, the data is decimated to a low symbol rate sampling rate. And in the data decoding process, firstly, the balanced signal is subjected to demapping operation according to a D8PSK signal mapping format, and symbol data is converted into a bit data stream. And then, bit descrambling is carried out according to the scrambling characteristic of the transmitting end, channel decoding is carried out according to the coding format, and finally, CRC (cyclic redundancy check) of the whole frame of data is carried out, so that the whole receiving and demodulating process of the D8PSK signal is completed. The method has the advantages of high message accuracy for receiving and demodulating the D8PSK signal, small calculation amount of algorithm, high resource utilization rate and stronger engineering applicability.
Description
Technical Field
The invention relates to a method for receiving and demodulating a D8PSK signal, belonging to the field of communication broadcasting.
Background
Global Navigation Satellite System (GNSS) based Local Area Augmentation System (LAAS) has been applied worldwide as a GNSS ground augmentation system (GBAS). The GBAS location services provide differentially corrected horizontal position, velocity and time information to support Regional Navigation (RNAV) and monitoring operations in the terminal region. LAAS Data broadcasting, implemented using very high frequency ground-air Data link (vdl) communication, has become one of the most important communication implementations of air-ground communication subnetworks of aviation telecommunication networks (Aeronautical Telecommunication network. The spatial signal adopts a modulation mode of D8PSK (Differential Eight-Phase Shift keying.D8PSK). The D8PSK modulation scheme is to combine binary data into characters, each consisting of 3 consecutive binary bits. The modulation mode has the advantages that the duration of the synchronous code element is short, the synchronous difficulty is high, the existing coherent and incoherent demodulation algorithm has poor inhibiting effect on frequency deviation and noise, the message accuracy is low, the demodulation accuracy, the calculated amount and the resource consumption are high, and the engineering realization is not facilitated.
Disclosure of Invention
The invention aims to provide a method for receiving and demodulating a D8PSK signal, so as to solve the technical problems.
The invention adopts the following technical scheme for realizing the purposes:
a method for receiving and demodulating a D8PSK signal, comprising the steps of:
(1) Preprocessing signals;
the signal preprocessing process comprises the steps of firstly carrying out digital down-conversion on an input signal, mixing the frequency to a baseband, then carrying out digital filtering, eliminating noise signals, and simultaneously extracting data to a low-power symbol rate sampling rate;
(2) Synchronizing data;
the data synchronization process firstly carries out differential demodulation on the oversampled data after mixing and filtering, thereby being convenient for the subsequent differential demapping operation on one hand and being capable of directly eliminating the adverse effect caused by the frequency offset of the receiving end to the maximum extent on the other hand; the differential demodulation signal is subjected to frame arrival detection and timing fine synchronization, and the timing fine synchronization starting point of the current received signal frame is determined;
(3) Channel estimation and equalization;
channel equalization is carried out on the synchronized signals in the channel estimation and equalization process so as to eliminate inter-code crosstalk of the data signals;
(4) Decoding data;
the data decoding process firstly carries out demapping operation on the balanced signal according to the D8PSK signal mapping format, converts the symbol information into a bit data stream, then carries out bit descrambling according to the scrambling characteristic of the transmitting end, then carries out channel decoding according to the coding format, and finally carries out CRC (cyclic redundancy check) of the whole frame of data to finish the receiving and demodulation process of the whole D8PSK signal.
As a further aspect of the present invention, in the signal preprocessing process:
the sampling rate of the input intermediate frequency data is f s The frequency of the intermediate frequency signal is f IF Let a (n) be the input sample sequence, the mixing operation is as follows:
the digital filtering and data decimation may employ a CIC cascaded comb filter with multiple decimation, where the decimated input signal is at a symbol rate of 10.5KHz, and then the data sampling rate is reduced to 210KHz, which is still a 20-fold oversampled baseband signal, and the second stage of filtering employs a linear phase low pass filter with a digital domain cut-off frequency of:
as a further aspect of the present invention, in the data synchronization process:
differential demodulation first marks the received signal sequence at q=20 times oversampling as r (n), and the differential operation is as follows:
m(n)＝r * (n-Q)r(n) (3)；
frame arrival detection uses a sliding correlation method to detect N of a preamble Reference Signal (RS) RS The sequence of =16 points is recorded asThe sequence of the received signal under Q times of oversampling is marked as m (n), and the correlation coefficient between the received signal and the preamble sequence is used as the frame detection degreeThe magnitude, the received signal sequence at the symbol rate starting with d, is noted as:
taking the normalized correlation coefficient as a frame detection metric value:
sliding frame detection of received signal under Q times oversampling, if metric exceeds given threshold G th Then the frame is considered to arrive;
after detecting the arrival of the frame, further utilizing the sliding correlation to calculate the timing fine synchronization. And taking the moment point of the sliding correlation maximum value as a timing fine synchronization point in a period of time window after the frame detection measurement value exceeds the threshold point, namely:
as a further aspect of the present invention, in the channel estimation and equalization process:
in the line-of-sight channel, the channel is a scalar, and the received signal vector of the corresponding RS signal is denoted as:in the case of not considering noise, it can be known that the relationship between the received signal and the RS is as follows:
y RS ＝x RS ·h (7)；
based on this, the expression of channel estimation can be expressed as:
based on the channel estimation value, scalar channel equalization operations on subsequent data frames can be completed:
as a further aspect of the present invention, in the data decoding process:
the symbol information and bit differential mapping relationship is as follows:
the corresponding bit streams are:
[000，001，010，011，100，101，110，111] (11)；
the demapping operation for each symbol can be performed by finding the nearest constellation point in a:
wherein a (i) represents the ith element of a;
bit descrambling is performed according to Pseudo Noise (PN) scrambling characteristics of a transmitting end, and the bit descrambling adopted herein is the same as a polynomial of a scrambled register, and is:
1+x 2 +x 15 (13)；
the channel decoding is carried out according to the coding format of the transmitting end, wherein the original polynomial adopted by the receiving end and the transmitting end is the same as:
P(x)＝x 8 +x 2 +x+1 (14)；
the coding format is formed by fixed length Reed-Solomon (255, 249) 2 8 The binary code is completed, and the generating and decoding polynomials used here are:
where a is the root of the original polynomial p (x);
and finally, carrying out CRC (cyclic redundancy check) on the data after channel decoding to confirm that no transmission error occurs in the data transmission process, wherein the CRC generation and check polynomial is as follows:
G(x)＝x 32 +x 25 +x 20 +x 14 +x 7 +x 2 +x+1 (16)；
and through CRC check of the whole frame of data, the whole receiving demodulation process of the D8PSK signal is completed.
Compared with the prior art, the invention has the following advantages: the invention provides a method for receiving and demodulating D8PSK signals, which has the advantages of high message accuracy for receiving and demodulating D8PSK signals, small algorithm calculated amount, high resource utilization rate and stronger engineering applicability.
Drawings
FIG. 1 is a flow chart of the method of the present invention;
FIG. 2 is a process flow diagram of the signal preprocessing process of the present invention;
FIG. 3 is a diagram of an algorithm implementation of the PN scrambling/descrambling device of the present invention;
fig. 4 is a diagram showing the implementation of the CRC check algorithm according to the present invention.
Detailed Description
The invention is described in further detail below with reference to the drawings and the specific examples.
As shown in fig. 1, a method for receiving and demodulating a D8PSK signal includes the steps of:
(1) Signal pretreatment:
the signal preprocessing process first digitally down-converts the input signal, mixing it to baseband. The sampling rate of the input intermediate frequency data is f s The frequency of the intermediate frequency signal is f IF . Let a (n) be the input sample sequence, the mixing operation is as follows:
after mixing, digital filtering and data extraction are carried out, noise signals are removed, and meanwhile, the data is extracted to a low-power symbol rate sampling rate.
Digital filtering and data decimation may employ a fold decimated CIC cascaded comb filter. Since the 10.5KHz symbol rate input signal is used, the data sample rate is reduced to 210KHz after decimation, which is still a 20-fold oversampled baseband signal. The second stage of filtering adopts a linear phase low-pass filter, and the digital domain cut-off frequency is as follows:
the signal preprocessing process is shown in fig. 2.
(2) Data synchronization:
the data synchronization process firstly carries out differential demodulation on the oversampled data after mixing and filtering, on one hand, the subsequent differential demapping operation is convenient, and on the other hand, the adverse effect caused by frequency offset of a receiving end can be directly eliminated to the greatest extent.
Differential demodulation first marks the received signal sequence at q=20 times oversampling as r (n). The difference operation is as follows:
m(n)＝r * (n-Q)r(n) (3)；
and carrying out frame arrival detection and timing fine synchronization on the signal subjected to differential demodulation, and determining a timing fine synchronization starting point of the current received signal frame.
Frame arrival detection employs a sliding correlation method. N of a preamble Reference Signal (RS) RS The sequence of =16 points is recorded asThe received signal sequence at Q times oversampling is denoted m (n). And taking the correlation coefficient of the received signal and the preamble sequence as a frame detection measurement value. The received signal sequence at the symbol rate starting with d is noted as:
taking the normalized correlation coefficient as a frame detection metric value:
sliding frame detection of received signal under Q times oversampling, if metric exceeds given threshold G th The frame is considered to arrive.
After detecting the arrival of the frame, further utilizing the sliding correlation to calculate the timing fine synchronization. And taking the moment point of the sliding correlation maximum value as a timing fine synchronization point in a period of time window after the frame detection measurement value exceeds the threshold point, namely:
(3) Channel estimation and equalization:
and carrying out channel equalization on the synchronized signals in the channel estimation and equalization process so as to eliminate inter-code crosstalk of the data signals.
In the line-of-sight channel, the channel is a scalar. The received signal vector corresponding to the RS signal is denoted as:in the case of not considering noise, it can be known that the relationship between the received signal and the RS is as follows:
y RS ＝x RS ·h (7)；
based on this, the expression of channel estimation can be expressed as:
based on the channel estimation value, scalar channel equalization operations on subsequent data frames can be completed:
(4) And (3) decoding data:
and in the data decoding process, firstly, the balanced signal is subjected to demapping operation according to a D8PSK signal mapping format, and the symbol information is converted into a bit data stream.
The symbol information and bit differential mapping relationship is as follows:
the corresponding bit streams are:
[000，001，010，011，100，101，110，111] (11)；
the demapping operation for each symbol can be performed by finding the nearest constellation point in a:
wherein a (i) represents the ith element of a.
The demapped data is then bit descrambled according to the scrambling characteristics of the transmitting end.
Bit descrambling is based on the pseudo-noise (PN) scrambling characteristics of the transmitting end. The implementation algorithm of the PN scrambling/descrambling device is as shown in fig. 3, the bit descrambling is the same as the polynomial of the scrambling register, and is as follows:
1+x 2 +x 15 (13)；
and then carrying out channel decoding according to the coding format, wherein the channel decoding is carried out according to the coding format of the transmitting end, and the original polynomials adopted by the receiving end and the transmitting end are the same as each other:
P(x)＝x 8 +x 2 +x+1 (14)；
the coding format is formed by fixed length Reed-Solomon (255, 249) 2 8 The binary code is completed, and the generating and decoding polynomials used here are:
where a is the root of the original polynomial p (x).
And finally, carrying out CRC (cyclic redundancy check) on the data after channel decoding to confirm that no transmission error occurs in the data transmission process. The CRC check implementation algorithm is shown in fig. 4. The CRC generation and check polynomials used are:
G(x)＝x 32 +x 25 +x 20 +x 14 +x 7 +x 2 +x+1 (16)；
and through CRC check of the whole frame of data, the whole receiving demodulation process of the D8PSK signal is completed. .
The foregoing is a preferred embodiment of the present invention, and it will be apparent to those skilled in the art from this disclosure that changes, modifications, substitutions and alterations can be made without departing from the principles and spirit of the invention.
Claims (4)
1. A method for receiving and demodulating a D8PSK signal, comprising the steps of:
(1) Preprocessing signals;
the signal preprocessing process comprises the steps of firstly carrying out digital down-conversion on an input signal, mixing the frequency to a baseband, then carrying out digital filtering, eliminating noise signals, and simultaneously extracting data to a low-power symbol rate sampling rate;
(2) Synchronizing data;
the data synchronization process firstly carries out differential demodulation on the oversampled data after the frequency mixing and filtering, and is used for the subsequent differential demapping operation and directly eliminating the adverse effect brought by the frequency offset of a receiving end to the maximum extent; the differential demodulation signal is subjected to frame arrival detection and timing fine synchronization, and the timing fine synchronization starting point of the current received signal frame is determined;
(3) Channel estimation and equalization;
channel equalization is carried out on the synchronized signals in the channel estimation and equalization process so as to eliminate inter-code crosstalk of the data signals;
(4) Decoding data;
the data decoding process comprises the steps of firstly carrying out demapping operation on the balanced signal according to a D8PSK signal mapping format, converting symbol information into a bit data stream, then carrying out bit descrambling according to scrambling characteristics of a transmitting end, then carrying out channel decoding according to an encoding format, and finally carrying out CRC (cyclic redundancy check) on whole frame data to finish the receiving and demodulation process of the whole D8PSK signal; in the data decoding process:
the symbol information and bit differential mapping relationship is as follows:
the corresponding bit streams are:
[000，001，010，011，100，101，110，111] (11)；
the demapping operation for each symbol is performed by finding the nearest constellation point in a:
wherein a (i) represents the ith element of a;
bit descrambling is performed according to Pseudo Noise (PN) scrambling characteristics of a transmitting end, and the adopted bit descrambling and a scrambled register have the same polynomial:
1+x 2 +x 15 (13)；
the channel decoding is carried out according to the coding format of the transmitting end, wherein the original polynomial adopted by the receiving end and the transmitting end is the same as:
P(x)＝x 8 +x 2 +x+1 (14)；
the coding format is formed by fixed length Reed-Solomon (255, 249) 2 8 The binary code is completed, and the adopted generating and decoding polynomials are as follows:
where a is the root of the original polynomial p (x);
and finally, carrying out CRC (cyclic redundancy check) on the data after channel decoding to confirm that no transmission error occurs in the data transmission process, wherein the adopted CRC generation and check polynomial is as follows:
G(x)＝x 32 +x 25 +x 20 +x 14 +x 7 +x 2 +x+1 (16)；
and through CRC check of the whole frame of data, the whole receiving demodulation process of the D8PSK signal is completed.
2. The method for receiving and demodulating a D8PSK signal according to claim 1, wherein during the signal preprocessing:
the sampling rate of the input intermediate frequency data is f s The frequency of the intermediate frequency signal is f IF Let a (n) be the input sample sequence, the mixing operation is as follows:
the digital filtering and data extraction adopts CIC cascade comb filter of multiple extraction, because of adopting the input signal of 10.5KHz symbol rate, the sampling rate of data is reduced to 210KHz after extraction, the signal is still 20 times oversampled baseband signal, the second filtering adopts linear phase low-pass filter, the cut-off frequency of digital domain is:
3. the method for receiving and demodulating a D8PSK signal according to claim 1, wherein during data synchronization:
differential demodulation first marks the received signal sequence at q=20 times oversampling as r (n), and the differential operation is as follows:
m(n)＝r * (n-Q)r(n) (3)；
frame arrival detection uses a sliding correlation method to detect N of a preamble Reference Signal (RS) RS The sequence of =16 points is recorded asThe received signal sequence under Q times of oversampling is denoted as m (n), the correlation coefficient of the received signal and the preamble sequence is taken as a frame detection metric value, and the received signal sequence under a symbol rate starting with d is denoted as:
taking the normalized correlation coefficient as a frame detection metric value:
sliding frame detection of received signal under Q times oversampling, if metric exceeds given threshold G th Then the frame is considered to arrive;
after the arrival of the frame is detected, further utilizing sliding correlation to calculate timing fine synchronization, and taking the moment point of the maximum value of the sliding correlation as the timing fine synchronization point in a period of time window after the frame detection measurement value exceeds a threshold point, namely:
4. the method for receiving and demodulating a D8PSK signal according to claim 1, wherein in the channel estimation and equalization process:
in the line-of-sight channel, the channel is a scalar, and the received signal vector of the corresponding RS signal is denoted as:the relationship between the received signal and the RS without considering noise is as follows:
y RS ＝x RS •h (7)；
based on this, the expression of the channel estimation is expressed as:
based on the channel estimation value, scalar channel equalization operation on the subsequent data frame is completed:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110701421.7A CN113422746B (en) | 2021-06-24 | 2021-06-24 | Receiving demodulation processing method for D8PSK signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110701421.7A CN113422746B (en) | 2021-06-24 | 2021-06-24 | Receiving demodulation processing method for D8PSK signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113422746A CN113422746A (en) | 2021-09-21 |
| CN113422746B true CN113422746B (en) | 2024-01-12 |
Family
ID=77716377
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110701421.7A Active CN113422746B (en) | 2021-06-24 | 2021-06-24 | Receiving demodulation processing method for D8PSK signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113422746B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113965439B (en) * | 2021-10-09 | 2023-05-09 | 中国电子科技集团公司第三十八研究所 | Multi-symbol joint detection method suitable for 2DPSK system |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010091618A1 (en) * | 2009-02-11 | 2010-08-19 | 北京泰美世纪科技有限公司 | Mobile multimedia broadcast transmission system |
| CN105282083A (en) * | 2015-11-03 | 2016-01-27 | 西安烽火电子科技有限责任公司 | Burst-mode broadband data processing device and method based on FPGA chip |
| CN105471788A (en) * | 2015-12-30 | 2016-04-06 | 中国电子科技集团公司第五十四研究所 | Low delay interpretation method and apparatus for DVBS2 signal |
| CN107769841A (en) * | 2017-10-19 | 2018-03-06 | 中国人民解放军陆军工程大学 | Iterative demodulation method for satellite communication Turbo code under high dynamic and extremely low signal-to-noise ratio |
| CN110166392A (en) * | 2019-03-27 | 2019-08-23 | 成都天奥信息科技有限公司 | A kind of D8PSK coherent demodulation method and system |
| CN110535559A (en) * | 2019-08-02 | 2019-12-03 | 武汉大学苏州研究院 | A kind of WiFi external illuminators-based radar reference signal reconstruct method and system |
-
2021
- 2021-06-24 CN CN202110701421.7A patent/CN113422746B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2010091618A1 (en) * | 2009-02-11 | 2010-08-19 | 北京泰美世纪科技有限公司 | Mobile multimedia broadcast transmission system |
| CN105282083A (en) * | 2015-11-03 | 2016-01-27 | 西安烽火电子科技有限责任公司 | Burst-mode broadband data processing device and method based on FPGA chip |
| CN105471788A (en) * | 2015-12-30 | 2016-04-06 | 中国电子科技集团公司第五十四研究所 | Low delay interpretation method and apparatus for DVBS2 signal |
| CN107769841A (en) * | 2017-10-19 | 2018-03-06 | 中国人民解放军陆军工程大学 | Iterative demodulation method for satellite communication Turbo code under high dynamic and extremely low signal-to-noise ratio |
| CN110166392A (en) * | 2019-03-27 | 2019-08-23 | 成都天奥信息科技有限公司 | A kind of D8PSK coherent demodulation method and system |
| CN110535559A (en) * | 2019-08-02 | 2019-12-03 | 武汉大学苏州研究院 | A kind of WiFi external illuminators-based radar reference signal reconstruct method and system |
Non-Patent Citations (1)
| Title |
|---|
| "甚高频数据广播信号解调算法设计";张坤峰，等;《计算机应用》;2739-2745 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113422746A (en) | 2021-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108234376B (en) | Wireless data communication method and device | |
| KR100837702B1 (en) | Carrier frequency recovery apparatus and method using phase shift | |
| US7590199B2 (en) | Hybrid frequency offset estimator | |
| EP1278346B1 (en) | Phase tracker for linearly modulated signal. | |
| CA2393246C (en) | Joint frame, carrier and clock synchronization scheme | |
| US10116476B2 (en) | Receiving method and receiver for satellite-based automatic identification systems | |
| US20020094048A1 (en) | Synchronization signal detector and method | |
| WO1996016492A1 (en) | System and method for wireless transmission of digital data using differentially encoded pilot words | |
| CN112671446B (en) | Demodulation device suitable for high-orbit inter-satellite link | |
| EP3185500B1 (en) | Frequency offset and modulation index estimation in bluetooth low energy, ble, communication devices | |
| CN110011724B (en) | Receiving method of ship automatic identification system, receiver and communication satellite | |
| JPS5932015B2 (en) | Impulsive noise removal method | |
| US6956924B2 (en) | Efficient implementation of a decision directed phase locked loop (DD-PLL) for use with short block code in digital communication systems | |
| CN113422746B (en) | Receiving demodulation processing method for D8PSK signal | |
| US6519296B1 (en) | Variable-interval pilot symbol aided modulation and demodulation | |
| US7539167B2 (en) | Spread spectrum receiver and method for carrier frequency offset compensation in such a spread spectrum receiver | |
| WO2017129799A1 (en) | Radio communication receiver cancelling out the cross polarisation of a received signal | |
| CN110880964A (en) | Bit synchronization tracking system based on data conversion tracking loop | |
| CN112823500B (en) | Method for date marking telemetry signal | |
| US6324234B1 (en) | Synchronization and clock recovery | |
| KR100655601B1 (en) | Device and method for timing recovery based on window | |
| GB2333212A (en) | Correcting a timing error in a sampled data system | |
| Li et al. | An Effective Carrier Frequency and Phase Offset Tracking Scheme in the Case of Symbol Rate Sampling | |
| Ramamurthi et al. | A Fully Digital DPSK Burst Modem | |
| CN107645466A (en) | Method and device applied to the IQ independent process of satellite high-speed digital transmission system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |