CN113328766A - Echo cancellation circuit - Google Patents
Echo cancellation circuit Download PDFInfo
- Publication number
- CN113328766A CN113328766A CN202110878290.XA CN202110878290A CN113328766A CN 113328766 A CN113328766 A CN 113328766A CN 202110878290 A CN202110878290 A CN 202110878290A CN 113328766 A CN113328766 A CN 113328766A
- Authority
- CN
- China
- Prior art keywords
- signal
- resistor
- differential
- transmitting
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003321 amplification Effects 0.000 claims description 18
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 18
- 230000005540 biological transmission Effects 0.000 description 29
- 238000010586 diagram Methods 0.000 description 6
- 230000001105 regulatory effect Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 229920005994 diacetyl cellulose Polymers 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 239000000284 extract Substances 0.000 description 4
- 238000000605 extraction Methods 0.000 description 3
- 230000008054 signal transmission Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
- H04B3/23—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other using a replica of transmitted signal in the time domain, e.g. echo cancellers
Abstract
The present application relates to an echo cancellation circuit. The circuit comprises a signal transmitting module, a first resistor module, a second resistor module and a differential operational amplifier module, wherein the signal transmitting module is used for generating an initial transmitting signal, the first resistor module and the second resistor module are used for extracting the initial transmitting signal and outputting the initial transmitting signal and a symmetrical transmitting signal through voltage division, the transmitting signal and the symmetrical transmitting signal are eliminated after being overlapped through the differential operational amplifier module, and meanwhile, a cable signal is overlapped through the differential operational amplifier module to generate a target signal after gain.
Description
Technical Field
The present application relates to the field of ethernet signal processing technologies, and in particular, to an echo cancellation circuit.
Background
With the development of data transmission technology, the application of remote data transmission technology is very wide, and ethernet is used as a common remote signal transmission means and is suitable for most terminals. In the standard 1000BASE-TX and 100/1000BASE-T1 protocols, in order to reduce the number of external cables, it is required to transmit and receive signals on the same pair of cables, so that the cables can generate echo signals while transmitting target signals, which affects the normal output of the signals.
However, the conventional solution is to provide a Digital to Analog Converter (DAC) in the circuit, wherein one DAC is used for providing transmission of a target signal, and the other DAC is used for copying the target signal, and the signals are subjected to superposition processing based on a subtracter to remove an echo signal.
However, since the method adopts the dual DAC structure, on one hand, the power consumption of the circuit is large, and the target signal is processed to have a large loss, and on the other hand, the matching error between the dual DACs is caused, so that the echo cancellation effect is not good.
Disclosure of Invention
In view of the above, it is desirable to provide an echo cancellation circuit, which has a simpler structure and lower power consumption than the conventional echo cancellation technology, and can simultaneously achieve echo cancellation and useful signal amplification.
One aspect of the present application provides an echo cancellation circuit, including a signal transmitting module, a first resistance module, a second resistance module, and a differential operational amplifier module, where the signal transmitting module is configured to have a first output end for outputting a first initial transmitting signal, and a second output end for outputting a second initial transmitting signal that is a differential signal with the first initial transmitting signal; the first resistance module is electrically connected with the first output end and used for generating a first transmitting signal and a first symmetrical transmitting signal according to the received first initial transmitting signal; the second resistance module is electrically connected with the second output end and used for generating a second transmitting signal and a second symmetrical transmitting signal according to the received second initial transmitting signal; a differential operational amplifier module configured to: acquiring the first transmitting signal, the first symmetric transmitting signal, the second symmetric transmitting signal and a cable signal; outputting a target amplified signal after cancellation of a return loop based on the first transmit signal, the first symmetric transmit signal, and the cable signal; outputting a difference target amplification signal after eliminating the echo based on the second transmitting signal, the second symmetric transmitting signal and the cable signal; the target amplification signal and the differential target amplification signal are differential signals.
The echo cancellation circuit in this application embodiment, through setting up signal transmission module, first resistance module, the module is put to second resistance module and difference fortune mutually supports, realize echo cancellation and signal gain, specifically, signal transmission module is used for generating initial transmitting signal, first resistance module, the second resistance module is used for drawing initial transmitting signal, export for transmitting signal and symmetrical transmitting signal through the partial pressure, above-mentioned transmitting signal and symmetrical transmitting signal are put the module through difference fortune and are carried out the stack back and eliminate, simultaneously, the cable signal is put the module through difference fortune and is put the target signal after the module stack back formation gain.
In one embodiment, the first resistor module includes a first resistor, a second resistor, a third resistor and a fourth resistor, where one end of the first resistor is electrically connected to the first output terminal of the signal transmitting module, and the other end of the first resistor is electrically connected to the second input terminal of the differential operational amplifier module; one end of the second resistor is electrically connected with the first resistor and the second input end of the differential operational amplifier module, and the other end of the second resistor is grounded; one end of the third resistor is connected with one end of the first resistor, and the other end of the third resistor is electrically connected with the first input end of the differential operational amplifier module; one end of the fourth resistor is electrically connected with the third resistor and the first input end of the differential operational amplifier module, and the other end of the fourth resistor is grounded.
In one embodiment, a ratio of the resistance value of the first resistor to the resistance value of the second resistor is equal to a ratio of the resistance value of the third resistor to the resistance value of the fourth resistor.
In one embodiment, the second resistor module includes a fifth resistor, a sixth resistor, a seventh resistor, and an eighth resistor, where one end of the fifth resistor is electrically connected to the second output terminal of the signal transmitting module, and the other end of the fifth resistor is electrically connected to the first input terminal of the differential operational amplifier module; one end of the sixth resistor is electrically connected with the fifth resistor and the first input end of the differential operational amplifier module, and the other end of the sixth resistor is grounded; one end of the seventh resistor is electrically connected with one end of the fifth resistor, and the other end of the seventh resistor is electrically connected with the second input end of the differential operational amplifier module; one end of the eighth resistor is electrically connected with the seventh resistor and the second input end of the differential operational amplifier module, and the other end of the eighth resistor is grounded.
In one embodiment, a ratio of the resistance value of the fifth resistor to the resistance value of the sixth resistor is equal to a ratio of the resistance value of the seventh resistor to the resistance value of the eighth resistor.
In one embodiment, the cable signal includes a target signal and a differential target signal, and the differential operational amplifier module includes:
a first ratio adjustment unit for receiving the first symmetric transmit signal, the second transmit signal, and the target signal;
a first proportion adjusting unit, configured to receive the second symmetric transmit signal, the first transmit signal, and the differential target signal;
a differential amplifier, connected to the first ratio adjusting unit and the first ratio adjusting unit, configured to generate a target amplified signal after cancellation of the echo based on the obtained first symmetric transmit signal, the first transmit signal, and the target signal, and generate a differential target amplified signal after cancellation of the echo based on the obtained second symmetric transmit signal, the second transmit signal, and the differential target signal.
In one embodiment, the first proportion adjusting unit includes a first adjusting resistor, a second adjusting resistor, and a first amplifying resistor, wherein the first input terminal of the differential amplifier is electrically connected to the first symmetric transmitting signal and the target signal via the first adjusting resistor; the first input end of the differential amplifier is electrically connected with the second transmitting signal through the second adjusting resistor; the first output terminal of the differential amplifier is connected to the first input terminal of the differential amplifier via the first amplifying resistor.
In one embodiment, the first proportion adjusting unit comprises a third adjusting resistor, a fourth adjusting resistor and a second amplifying resistor, and the second input end of the differential amplifier is electrically connected with the second symmetric transmitting signal and the differential target signal through the third adjusting resistor; the second input end of the differential amplifier is electrically connected with the second transmitting signal through the fourth adjusting resistor; the second output terminal of the differential amplifier is connected to the second input terminal of the differential amplifier via the second amplifying resistor.
In one embodiment, the differential signal transmitting module includes an analog-to-digital converter and a differential module, where the analog-to-digital converter is configured to output an analog signal, and the differential module is electrically connected to the digital-to-analog converter and configured to generate the first initial transmitting signal and the second initial transmitting signal according to the received analog signal.
Another aspect of the present application provides an electronic device including the echo cancellation circuit described in any of the embodiments of the present application.
The electronic device in the application embodiment realizes echo cancellation and signal gain by arranging the signal transmitting module, the first resistor module, the second resistor module and the differential operational amplifier module to be matched with each other, specifically, the signal transmitting module is used for generating an initial transmitting signal, the first resistor module and the second resistor module are used for extracting the initial transmitting signal, the initial transmitting signal and the symmetrical transmitting signal are output through voltage division, the transmitting signal and the symmetrical transmitting signal are eliminated after being superposed through the differential operational amplifier module, and meanwhile, a cable signal is superposed through the differential operational amplifier module to generate a target signal after gain.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic diagram of a signal transceiver circuit for transmitting signals in a cable;
FIG. 2 is a schematic diagram of an echo cancellation circuit;
FIG. 3 is a schematic diagram of a conventional echo cancellation circuit;
fig. 4 is a schematic structural diagram of an echo cancellation circuit according to an embodiment of the present application;
fig. 5 is a schematic structural diagram of an echo cancellation circuit according to another embodiment of the present application;
fig. 6 is a schematic structural diagram of an echo cancellation circuit according to another embodiment of the present application.
Detailed Description
To facilitate an understanding of the present application, the present application will now be described more fully with reference to the accompanying drawings. Embodiments of the present application are set forth in the accompanying drawings. This application may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein in the description of the present application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application.
It will be understood that, as used herein, the terms "first," "second," and the like may be used herein to describe various elements, but these elements are not limited by these terms. These terms are only used to distinguish one element from another.
It will be understood that when an element is referred to as being "connected" to another element, it can be directly connected to the other element or be connected to the other element through intervening elements. Further, "connection" in the following embodiments is understood to mean "electrical connection", "communication connection", or the like, if there is a transfer of electrical signals or data between the connected objects.
As used herein, the singular forms "a", "an" and "the" may include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises/comprising," "includes" or "including," etc., specify the presence of stated features, integers, steps, operations, components, parts, or combinations thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, components, parts, or combinations thereof. Also, as used in this specification, the term "and/or" includes any and all combinations of the associated listed items.
In ethernet, the Physical Layer is the lowest Layer in the OSI model of computer networks, and provides mechanical, electrical, functional, and canonical features for creating, maintaining, and tearing down the Physical links needed to transmit data. The physical layer is the first layer of the OSI, which is the bottom layer but the foundation of the whole open system, and the main function is to provide a data path for data end equipment to transmit data, wherein the data path may be one physical medium or a plurality of physical media connected together. A complete data transfer, including activating the physical connection, transferring the data, and terminating the physical connection. The activation is to connect two data terminal equipments communicating with each other to form a channel to transmit data no matter how many physical media participate, and the physical layer is to form an entity suitable for data transmission to serve data transmission. One is to ensure that the data passes correctly over it and the other is to provide enough bandwidth (bandwidth is the number of BITs that can pass per second (BIT)) to reduce congestion on the channel. The data transmission mode can meet the requirements of point-to-point, point-to-multipoint, serial or parallel, half-duplex or full-duplex, synchronous or asynchronous transmission. The OSI model adopts various off-the-shelf protocols.
In the standard 100BAST protocol, three physical layer standards of 100BASE-T4, 100BASETX and 100BASE-FX are defined, which respectively support different transmission media, and each of the three physical layer standards consists of a physical coding sublayer and a physical medium related sublayer. All three physical layer standards structurally employ a HUB-centric star topology. 100Base-FX uses 2 fibers, one for transmission and the other for reception; 100Base-TX uses fast ethernet technology with class 5 data lines, unshielded twisted pair or shielded twisted pair. It uses two pairs of twisted pair wires, one pair for transmitting, one pair for receiving data, operating in full duplex, and 100Base-T4 operating in half duplex. As shown in fig. 1, a transmitting end transmits a signal TX to the cable to form a cable signal TRX with a receiving signal RX, and at this time, a signal directly transmitted to a receiving end has an echo interference signal, so an echo cancellation circuit is needed to prevent an error code caused by the interference of the echo of the transmitting signal TX to the receiving end with the receiving signal RX. Specifically, as shown in fig. 2, the echo cancellation circuit includes two parts, namely, signal extraction and echo cancellation.
The existing echo cancellation circuit performs echo cancellation by using a Digital-to-Analog Converter (DAC), as shown in fig. 3, a dual DAC structure is used, the transmit DAC provides transmission of a useful signal, the echo DAC replicates a signal transmitted by the transmit DAC, and then a subtractor is used to subtract a TX signal in a TRX signal, where TRX is a transmit-receive mixed signal in a cable, TX is a transmit signal of itself, and RX is a received opposite signal, so as to obtain RX = TRX-TX. However, the dual DAC structure may have a problem of matching error, which makes the echo cancellation effect poor, and in addition, the existing echo cancellation circuit utilizes the voltage-dividing resistor network to extract the echo signal and the cable signal, and because the voltage-dividing resistor network brings extra attenuation, and simultaneously takes the gain attenuation of the matching circuit, the CMC circuit, the ESD circuit, and the cable on the signal link into consideration, the anti-interference capability of the received signal is greatly reduced.
In order to solve the problems, the method and the device have the advantages that echo DAC is omitted aiming at the matching error and the attenuation of signals brought between two DACs in the prior art, only the transmitting DAC is reserved, meanwhile, the four-end input amplifier is adopted, and an echo cancellation circuit and a gain amplification circuit are combined into a whole, so that a novel full-differential active echo cancellation and signal amplification circuit is obtained, echo signals can be effectively eliminated, and the signal gain of useful signals is improved.
In order to explain the technical solution of the echo cancellation circuit in the present application, the following description will be given by using a specific embodiment.
In one embodiment, as shown in fig. 4, an echo cancellation circuit 100 is provided, which includes a signal transmitting module 10, a first resistance module 20, a second resistance module 30, and a differential operational amplifier module 40, where the signal transmitting module is configured to have a first output terminal 1 for outputting a first initial transmitting signal, and a second output terminal 2 for outputting a second initial transmitting signal which is a differential signal with respect to the first initial transmitting signal; the first resistance module 20 is electrically connected to the first output terminal 1, and is configured to generate a first transmit signal and a first symmetric transmit signal according to the received first initial transmit signal; the second resistance module 30 is electrically connected to the second output end 2, and is configured to generate a second transmitting signal and a second symmetric transmitting signal according to the received second initial transmitting signal; the differential op-amp module 30 is configured to: acquiring the first transmitting signal, the first symmetric transmitting signal, the second symmetric transmitting signal and a cable signal; outputting a target amplified signal after cancellation of a return loop based on the first transmit signal, the first symmetric transmit signal, and the cable signal; outputting a difference target amplification signal after eliminating the echo based on the second transmitting signal, the second symmetric transmitting signal and the cable signal; the target amplification signal and the differential target amplification signal are differential signals.
Specifically, the signal transmitting module is configured to generate a first initial transmitting signal and a second initial transmitting signal that are differential signals with each other, where the first initial signal generates a first transmitting signal and a first symmetric transmitting signal through the first resistance module, the second initial signal generates a second transmitting signal and a second symmetric transmitting signal through the second resistance module, and the first transmitting signal and the first symmetric transmitting signal, the second transmitting signal and the second symmetric transmitting signal are equal signals or a signal difference value is within a preset precision range. The transmission signal and the symmetrical transmission signal are respectively input into the differential operational amplifier module, the differential operational amplifier module is used for carrying out signal subtraction so as to eliminate echo signals and improve the common mode rejection ratio, in addition, the two ends of the differential operational amplifier module are respectively connected with cable signals, and the signal amplification function of the differential operational amplifier module is used for realizing the amplification of useful signals.
In one embodiment, as shown in fig. 5, the first resistor module 20 includes a first resistor R1, a second resistor R2, a third resistor R3 and a fourth resistor R4, wherein one end of R1 is electrically connected to the first output terminal 1 of the signal transmitting module 10, and the other end is electrically connected to the second input terminal 2 of the differential operational amplifier module; one end of the R2 is electrically connected with the R1 and the second input end 2 of the differential operational amplifier module 40, and the other end is grounded; one end of the R3 is connected to one end of the R1, and the other end is electrically connected to the first input terminal 1 of the differential operational amplifier module 40; one end of the R4 is electrically connected to both the R3 and the first input end 1 of the differential operational amplifier module 40, and the other end is grounded.
The first resistance module in the embodiment of the present application is used for extracting a signal, and specifically, a voltage division network provided with resistors R1 and R2 divides a first initial transmitting signal TXP generated by a first output terminal of the signal transmitting module and outputs the divided signal as a first transmitting signal, and a voltage division network provided with resistors R3 and R4 divides a first initial transmitting signal generated by a first output terminal of the signal transmitting module and outputs the divided signal as a first symmetric transmitting signal.
In one embodiment, a ratio of the resistance value of the first resistor to the resistance value of the second resistor is equal to a ratio of the resistance value of the third resistor to the resistance value of the fourth resistor.
In the embodiment of the present application, the first transmitting signal is equal to the first symmetric transmitting signal, and specifically, since the first transmitting signal and the first symmetric transmitting signal are signals obtained by voltage-dividing the first initial transmitting signal TXP through the voltage-dividing network formed by the first resistor R1, the second resistor R2, the third resistor R3 and the fourth resistor R4, respectively, a ratio of the resistance value of the first resistor to the resistance value of the second resistor R1/R2 is equal to a ratio of the resistance value of the third resistor to the resistance value of the fourth resistor R3/R4, so that the first transmitting signal is equal to the first symmetric transmitting signal.
In one embodiment, as shown in fig. 5, the second resistor module 30 includes a fifth resistor R5, a sixth resistor R6, a seventh resistor R7 and an eighth resistor R8, wherein one end of R5 is electrically connected to the second output terminal 2 of the signal transmitting module 10, and the other end is electrically connected to the first input terminal 1 of the differential operational amplifier module 40; one end of the R6 is electrically connected with the R5 and the first input end 1 of the differential operational amplifier module 40, and the other end is grounded; one end of the R7 is electrically connected with one end of the R5, and the other end is electrically connected with the second input end 2 of the differential operational amplifier module 40; one end of the R8 is electrically connected to both the R7 and the second input end 2 of the differential operational amplifier module 40, and the other end is grounded.
The second resistance module in the embodiment of the present application is used for extracting a signal, and specifically, a voltage dividing network provided with resistors R5 and R6 divides a second initial transmitting signal TXN generated by a second output terminal of the signal transmitting module into a second transmitting signal, and a voltage dividing network provided with resistors R7 and R8 divides the second initial transmitting signal TXN generated by the second output terminal of the signal transmitting module into a second symmetric transmitting signal.
In one embodiment, a ratio of the resistance value of the fifth resistor to the resistance value of the sixth resistor is equal to a ratio of the resistance value of the seventh resistor to the resistance value of the eighth resistor.
In the embodiment of the present application, the second transmitting signal is equal to the second symmetric transmitting signal, and specifically, the second transmitting signal and the second symmetric transmitting signal are signals obtained by voltage-dividing the second initial transmitting signal TXN through the voltage-dividing network formed by the fifth resistor R5, the sixth resistor R6, the seventh resistor R7 and the eighth resistor R8, respectively, so that the ratio of the resistance value of the fifth resistor to the resistance value of the sixth resistor R5/R6 is equal to the ratio of the resistance value of the seventh resistor to the resistance value of the eighth resistor R7/R8, so that the second transmitting signal is equal to the second symmetric transmitting signal.
In one embodiment, as shown in fig. 5, the cable signal includes a target signal TRP and a differential target signal TRN, and the differential operational amplifier module 40 includes:
a first ratio adjusting unit 41, configured to receive the first symmetric transmission signal, the second transmission signal, and the target signal TRP;
a second proportion adjusting unit 42, configured to receive the second symmetric transmission signal, the first transmission signal, and the differential target signal TRN;
a differential amplifier 43, connected to both the first ratio adjusting unit 41 and the first ratio adjusting unit 42, configured to generate a target amplified signal after cancellation of the echo based on the obtained first symmetric transmit signal, the first transmit signal, and the target signal TRP, and generate a differential target amplified signal after cancellation of the echo based on the obtained second ratio adjusting unit, the second symmetric transmit signal, and the differential target signal TRN.
In the embodiment of the present application, the differential operational amplifier module includes a first ratio adjusting unit, a second ratio adjusting unit and a differential amplifier, wherein the first ratio adjusting unit is configured to receive a first symmetric transmission signal, a second transmission signal and a target signal TRP in the cable, the second ratio adjusting unit is configured to receive a second symmetric transmission signal, the first transmission signal and a differential target signal TRN in the cable, and the differential amplifier is configured to be connected to the first ratio adjusting unit and the second ratio adjusting unit, respectively, to obtain the signals to implement echo cancellation and signal gain, specifically, the first transmission signal and the first symmetric transmission signal are respectively connected to a differential input end of the differential amplifier, and after being subjected to subtraction operation, the signals are cancelled out and output as zero, similarly, the second transmission signal and the second symmetric transmission signal are output as zero after passing through the differential amplifier, because the target signal TRP and the differential target signal TRN are differential signals, in summary, the echo cancellation circuit in the embodiment of the present application can effectively achieve echo signal cancellation and target signal amplification by arranging the first proportional adjustment unit, the second proportional adjustment unit, and the differential amplifier to cooperate with each other.
In one embodiment, as shown in fig. 6, the first proportional regulating unit 41 includes a first regulating resistor R9, a second regulating resistor R10 and a first amplifying resistor R11, wherein the first input terminal 1 of the differential amplifier 43 is electrically connected to the first symmetric transmitting signal and the target signal TRP via R9; the first input 1 of the differential amplifier 43 is electrically connected to the second transmit signal via R10; the first output 3 of the differential amplifier 43 is connected to the first input 1 of the differential amplifier 43 via R11.
In the embodiment of the present application, the first scale adjustment unit is used for signal extraction and signal gain setting, specifically, the first adjustment resistor R9 extracts a first symmetric transmission signal and a target signal TRP, the second adjustment resistor R10 extracts a second transmission signal, and the first amplification resistor R11 is used for signal gain setting, for example, after the target signal TRP is extracted by the target first adjustment resistor R9, the target signal TRP is output through the first amplification resistor R11 and the differential amplifier and then is RXP, where RXP = R11/R9 TRP, and the value of R11/R9 is the gain of the signal.
In one embodiment, as shown in fig. 6, the second proportional regulating unit 42 includes a third regulating resistor R12, a fourth regulating resistor R13 and a second amplifying resistor R14, and the second input terminal 2 of the differential amplifier 43 is electrically connected to the second symmetric transmitting signal and the differential target signal TRN via R12; the second input 2 of the differential amplifier 43 is electrically connected to the second transmission signal via R13; the second output 4 of the differential amplifier 43 is connected to the second input 2 of the differential amplifier 43 via R14.
In the embodiment of the present application, the second scaling unit is used for signal extraction and signal gain setting, specifically, the third adjusting resistor R12 extracts the second symmetric transmission signal and the target signal TRN, the fourth adjusting resistor R13 extracts the first transmission signal, and the second amplifying resistor R14 is used for signal gain setting, for example, after the target signal TRN is extracted by the target third adjusting resistor R12, the target signal TRN is output by the second amplifying resistor R14 and the differential amplifier and then becomes RXN, where RXN = R14/R12 TRP, and the value of R14/R12 is the gain of the signal.
In the differential operational amplifier module in the application, the first proportion adjusting unit and the second proportion adjusting unit are arranged to be symmetrical with respect to the input and output ends of the differential amplifier, that is, the resistance value of the first adjusting resistor R9 is equal to the resistance value of the third adjusting resistor R12, the resistance value of the second adjusting resistor R10 is equal to the resistance value of the fourth adjusting resistor R13, the resistance value of the first amplifying resistor R11 is equal to the resistance value of the second amplifying resistor R14, in addition, the resistance value of the second adjusting resistor R10 is equal to the resistance value of the first adjusting resistor R9, and the resistance value of the third adjusting resistor R11 is equal to the resistance value of the second adjusting resistor R10, so that echo signals input at the differential ends of the differential amplifier can be eliminated after the same gain, and target signals are output as target signals of amplification factor after the same gain, thereby improving the signal amplitude and improving the anti-interference performance of the circuit.
In one embodiment, the differential signal transmitting module includes an analog-to-digital converter and a differential module, where the analog-to-digital converter is configured to output an analog signal, and the differential module is electrically connected to the digital-to-analog converter and configured to generate the first initial transmitting signal and the second initial transmitting signal according to the received analog signal.
Specifically, the differential signal transmitting module includes a Digital-to-Analog Converter (DAC), where the DAC is a data Converter that converts an input Digital signal into an Analog signal and outputs the Analog signal, and signals transmitted in the echo cancellation circuit of the present application are Analog signals. The difference module is electrically connected with the digital-to-analog converter and used for generating the first initial transmitting signal and a second initial transmitting signal which is a difference signal with the first initial transmitting signal according to the received analog signal. The echo signals can be eliminated by utilizing the superposition of the differential signals. Compared with the traditional circuit for realizing echo elimination by utilizing a double-DAC device, the circuit of the application only needs to be provided with the DAC at the transmitting end, so that on one hand, the power consumption of the circuit is greatly reduced, and on the other hand, echo residual errors caused by the double-DAC are avoided.
Another aspect of the present application provides an electronic device including the echo cancellation circuit described in any of the embodiments of the present application.
The electronic device in the embodiment of the application realizes echo cancellation and signal gain by arranging the signal transmitting module, the first resistor module, the second resistor module and the differential operational amplifier module to be matched with each other, specifically, the signal transmitting module is used for generating an initial transmitting signal, the first resistor module and the second resistor module are used for extracting the initial transmitting signal, the initial transmitting signal and the symmetrical transmitting signal are output through voltage division, the transmitting signal and the symmetrical transmitting signal are eliminated after being overlapped through the differential operational amplifier module, and meanwhile, a cable signal is overlapped through the differential operational amplifier module to generate a target signal after gain.
It should be noted that the above-mentioned embodiments are only for illustrative purposes and are not meant to limit the present invention.
The embodiments in the present specification are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the claims. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (10)
1. An echo cancellation circuit, comprising:
a signal transmitting module configured to: the first output end is used for outputting a first initial transmitting signal, and the second output end is used for outputting a second initial transmitting signal which is a differential signal with the first initial transmitting signal;
the first resistance module is electrically connected with the first output end and used for generating a first transmitting signal and a first symmetric transmitting signal according to the received first initial transmitting signal;
the second resistance module is electrically connected with the second output end and used for generating a second transmitting signal and a second symmetrical transmitting signal according to the received second initial transmitting signal;
a differential operational amplifier module configured to:
acquiring the first transmitting signal, the first symmetric transmitting signal, the second symmetric transmitting signal and a cable signal;
outputting a target amplified signal after cancellation of a return loop based on the first transmit signal, the first symmetric transmit signal, and the cable signal; outputting a difference target amplification signal after eliminating the echo based on the second transmitting signal, the second symmetric transmitting signal and the cable signal; the target amplification signal and the differential target amplification signal are differential signals.
2. The circuit of claim 1, wherein the first resistance module comprises:
one end of the first resistor is electrically connected with the first output end of the signal transmitting module, and the other end of the first resistor is electrically connected with the second input end of the differential operational amplifier module;
one end of the second resistor is electrically connected with the first resistor and the second input end of the differential operational amplifier module, and the other end of the second resistor is grounded;
one end of the third resistor is connected with one end of the first resistor, and the other end of the third resistor is electrically connected with the first input end of the differential operational amplifier module;
and one end of the fourth resistor is electrically connected with the third resistor and the first input end of the differential operational amplifier module, and the other end of the fourth resistor is grounded.
3. The circuit of claim 2, wherein a ratio of the resistance of the first resistor to the resistance of the second resistor is equal to a ratio of the resistance of the third resistor to the resistance of the fourth resistor.
4. The circuit of claim 2, wherein the second resistance module comprises:
one end of the fifth resistor is electrically connected with the second output end of the signal transmitting module, and the other end of the fifth resistor is electrically connected with the first input end of the differential operational amplifier module;
one end of the sixth resistor is electrically connected with the fifth resistor and the first input end of the differential operational amplifier module, and the other end of the sixth resistor is grounded;
one end of the seventh resistor is electrically connected with one end of the fifth resistor, and the other end of the seventh resistor is electrically connected with the second input end of the differential operational amplifier module;
and one end of the eighth resistor is electrically connected with the seventh resistor and the second input end of the differential operational amplifier module, and the other end of the eighth resistor is grounded.
5. The circuit of claim 4, wherein a ratio of a resistance value of the fifth resistor to a resistance value of the sixth resistor is equal to a ratio of a resistance value of the seventh resistor to a resistance value of the eighth resistor.
6. The circuit of any of claims 2-5, wherein the cable signals include a target signal and a differential target signal, and wherein the differential operational amplifier module comprises:
a first ratio adjustment unit for receiving the first symmetric transmit signal, the second transmit signal, and the target signal;
a second proportion adjustment unit, configured to receive the second symmetric transmit signal, the first transmit signal, and the differential target signal;
a differential amplifier, connected to both the first ratio adjusting unit and the second ratio adjusting unit, configured to generate a target amplified signal after cancellation of the echo based on the obtained first symmetric transmit signal, the first transmit signal, and the target signal, and generate a differential target amplified signal after cancellation of the echo based on the obtained second symmetric transmit signal, the second transmit signal, and the differential target signal.
7. The circuit of claim 6, wherein the first scaling unit comprises:
a first adjusting resistor, through which a first input terminal of the differential amplifier is electrically connected with the first symmetric transmitting signal and the target signal;
a second adjusting resistor, via which the first input terminal of the differential amplifier is electrically connected with the second transmitting signal;
and the first output end of the differential amplifier is connected with the first input end of the sub-amplifier through the first amplifying resistor.
8. The circuit of claim 6, wherein the second scaling unit comprises:
a second input end of the differential amplifier is electrically connected with the second symmetric transmitting signal and the differential target signal through the third adjusting resistor;
a fourth adjusting resistor, via which a second input terminal of the differential amplifier is electrically connected with the second transmitting signal;
and the second output end of the differential amplifier is connected with the second input end of the sub-amplifier through the second amplifying resistor.
9. The circuit of any of claims 1-3, wherein the signal transmitting module comprises:
a digital-to-analog converter for outputting an analog signal; and
and the difference module is electrically connected with the digital-to-analog converter and used for generating the first initial transmitting signal and the second initial transmitting signal according to the received analog signal.
10. An electronic device, comprising:
the circuit of any one of claims 1-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110878290.XA CN113328766B (en) | 2021-08-02 | 2021-08-02 | Echo cancellation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110878290.XA CN113328766B (en) | 2021-08-02 | 2021-08-02 | Echo cancellation circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113328766A true CN113328766A (en) | 2021-08-31 |
| CN113328766B CN113328766B (en) | 2021-11-09 |
Family
ID=77426676
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110878290.XA Active CN113328766B (en) | 2021-08-02 | 2021-08-02 | Echo cancellation circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113328766B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114236221A (en) * | 2021-10-13 | 2022-03-25 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
| CN114567345A (en) * | 2022-03-31 | 2022-05-31 | 北京神经元网络技术有限公司 | Mixer circuit, chip and communication equipment |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010016021A1 (en) * | 1998-11-11 | 2001-08-23 | Kevin T. Chan | Adaptive electronic transmission signal cancellation apparatus for full duplex communication |
| CN1338158A (en) * | 1998-12-22 | 2002-02-27 | 艾利森电话股份有限公司 | Echo and distortion caucellation arrangement |
| CN1347204A (en) * | 2000-10-11 | 2002-05-01 | 印芬龙科技股份有限公司 | Programmable echo eliminating filter |
| CN2826838Y (en) * | 2005-08-09 | 2006-10-11 | 深圳市业通达实业有限公司 | Self-adaptive backward wave bucking circuit for power line carrier communication |
| US20070154022A1 (en) * | 2005-12-22 | 2007-07-05 | Sanyo Electric Co., Ltd. | Echo Cancellation Circuit |
| US20090073903A1 (en) * | 2007-09-17 | 2009-03-19 | Infineon Technologies Ag | Echo cancellation |
| CN202035056U (en) * | 2011-02-22 | 2011-11-09 | 中国石油集团长城钻探工程有限公司 | Communication echo eliminating device |
| CN102647205A (en) * | 2011-02-22 | 2012-08-22 | 中国石油集团长城钻探工程有限公司 | Communication echo elimination device and method |
| CN107615741A (en) * | 2015-10-30 | 2018-01-19 | 华为技术有限公司 | The interlock circuit and method of a kind of Echo Cancellation |
-
2021
- 2021-08-02 CN CN202110878290.XA patent/CN113328766B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010016021A1 (en) * | 1998-11-11 | 2001-08-23 | Kevin T. Chan | Adaptive electronic transmission signal cancellation apparatus for full duplex communication |
| CN1338158A (en) * | 1998-12-22 | 2002-02-27 | 艾利森电话股份有限公司 | Echo and distortion caucellation arrangement |
| CN1347204A (en) * | 2000-10-11 | 2002-05-01 | 印芬龙科技股份有限公司 | Programmable echo eliminating filter |
| CN2826838Y (en) * | 2005-08-09 | 2006-10-11 | 深圳市业通达实业有限公司 | Self-adaptive backward wave bucking circuit for power line carrier communication |
| US20070154022A1 (en) * | 2005-12-22 | 2007-07-05 | Sanyo Electric Co., Ltd. | Echo Cancellation Circuit |
| US20090073903A1 (en) * | 2007-09-17 | 2009-03-19 | Infineon Technologies Ag | Echo cancellation |
| CN202035056U (en) * | 2011-02-22 | 2011-11-09 | 中国石油集团长城钻探工程有限公司 | Communication echo eliminating device |
| CN102647205A (en) * | 2011-02-22 | 2012-08-22 | 中国石油集团长城钻探工程有限公司 | Communication echo elimination device and method |
| CN107615741A (en) * | 2015-10-30 | 2018-01-19 | 华为技术有限公司 | The interlock circuit and method of a kind of Echo Cancellation |
Non-Patent Citations (1)
| Title |
|---|
| 胡子君等: "瞬变电磁低噪声前置放大器研制", 《地球物理学进展》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114236221A (en) * | 2021-10-13 | 2022-03-25 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
| CN114236221B (en) * | 2021-10-13 | 2023-09-26 | 北京华峰测控技术股份有限公司 | Differential voltage measurement circuit, device and method |
| CN114567345A (en) * | 2022-03-31 | 2022-05-31 | 北京神经元网络技术有限公司 | Mixer circuit, chip and communication equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113328766B (en) | 2021-11-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113328766B (en) | Echo cancellation circuit | |
| CN101232477B (en) | Method and device for compensating baseline dissociation as well as Ethernet circuit device | |
| KR100300211B1 (en) | Dual-rate devices that use current-to-voltage conversion to transmit data at different data transfer rates in applications such as local area networks. | |
| EP2429114B1 (en) | Coupling arrangement for phantom-mode transmission | |
| EP0560498A2 (en) | Apparatus for combining broadband and baseband signal transmissions | |
| CN1204716C (en) | Integrated circuit card for computer communication | |
| US8659986B1 (en) | Crosstalk cancellation for a multiport ethernet system | |
| US6535587B1 (en) | Integrated transmitter, LAN communication equipment, telephone communication apparatus and communication method using integrated transmitter | |
| US7778209B2 (en) | Passive echo cancellation device and signal transmission method thereof | |
| US9525639B2 (en) | 2.5 GBPS/5GBPS ethernet communications over a full duplex communication channel | |
| WO2007044636A2 (en) | Power line communication and ac power outlet apparatus and method | |
| CN113346928B (en) | Echo cancellation circuit | |
| CN112865880B (en) | System and method for one-way data transmission through optical port | |
| WO2011137799A1 (en) | Crosstalk offsetting method and system | |
| US7333448B2 (en) | Full duplex transceiver | |
| CN111858425A (en) | USB-optical fiber conversion device and USB communication equipment | |
| CN113259285B (en) | Active receiving circuit, receiving method, equipment and storage medium | |
| US7433665B1 (en) | Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same | |
| US20050169300A1 (en) | Apparatus and related method for serially implementing data transmission | |
| US20120269101A1 (en) | Local transmission cancellation for communications system | |
| CN101262251A (en) | Passive echo elimination device and its signal receiving/transmission method | |
| CN100372243C (en) | Transmitter/receiver for bidirectional communications | |
| WO2010068349A1 (en) | Method, system, and apparatus for a differential transformer-free hybrid circuit | |
| CN220935184U (en) | RS485 signal extension device | |
| EP1973272A1 (en) | Combiner with active balun for providing broadband internet access on catv networks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 701, 7th Floor, Building 6, Courtyard 8, Kegu 1st Street, Beijing Economic and Technological Development Zone, Daxing District, Beijing, 100176 Patentee after: Beijing Tasson Technology Ltd. Address before: Room 701, 7 / F, building 6, courtyard 8, KEGU 1st Street, Beijing Economic and Technological Development Zone, Daxing District, Beijing 100176 Patentee before: BEIJING TASSON TECHNOLOGY Ltd. |
|
| CP03 | Change of name, title or address |