CN113271077B - Baseband chip and automatic gain control method thereof - Google Patents
Baseband chip and automatic gain control method thereof Download PDFInfo
- Publication number
- CN113271077B CN113271077B CN202110524389.XA CN202110524389A CN113271077B CN 113271077 B CN113271077 B CN 113271077B CN 202110524389 A CN202110524389 A CN 202110524389A CN 113271077 B CN113271077 B CN 113271077B
- Authority
- CN
- China
- Prior art keywords
- radio frequency
- gain
- chip
- value
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 28
- 238000004364 calculation method Methods 0.000 claims abstract description 74
- 238000001514 detection method Methods 0.000 claims abstract description 35
- 238000001914 filtration Methods 0.000 claims description 16
- 230000001105 regulatory effect Effects 0.000 claims description 2
- 230000006870 function Effects 0.000 description 21
- 238000004891 communication Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000003287 optical effect Effects 0.000 description 4
- 238000004590 computer program Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000008030 elimination Effects 0.000 description 3
- 238000003379 elimination reaction Methods 0.000 description 3
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 239000013307 optical fiber Substances 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 101150014174 calm gene Proteins 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000802 evaporation-induced self-assembly Methods 0.000 description 1
- 230000005764 inhibitory process Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03G—CONTROL OF AMPLIFICATION
- H03G3/00—Gain control in amplifiers or frequency changers
- H03G3/20—Automatic control
- H03G3/30—Automatic control in amplifiers having semiconductor devices
- H03G3/3036—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers
- H03G3/3042—Automatic control in amplifiers having semiconductor devices in high-frequency amplifiers or in frequency-changers in modulators, frequency-changers, transmitters or power amplifiers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/30—Monitoring; Testing of propagation channels
- H04B17/309—Measuring or estimating channel quality parameters
- H04B17/318—Received signal strength
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Circuits Of Receivers In General (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
The application provides a baseband chip and an automatic gain control method of the baseband chip, wherein the baseband chip comprises an automatic gain control unit and a radio frequency control unit which are connected with the radio frequency chip; the automatic gain control unit comprises a saturation detection module, an RSSI calculation module and a gain calculation module, wherein the saturation detection module is used for carrying out saturation detection on radio frequency signals output by the radio frequency chip, the RSSI calculation module is used for calculating RSSI values of the radio frequency signals output by the radio frequency chip, and the gain calculation module is respectively connected with the saturation detection module and the RSSI calculation module and calculates gain values according to the saturation detection result and the RSSI values; the radio frequency control unit is connected with the gain calculation module and is used for performing gain control on radio frequency signals output by the radio frequency chip according to the gain value. The method and the device can realize gain control on the radio frequency signals output to the baseband chip.
Description
Technical Field
The present disclosure relates to the field of computer communications technologies, and in particular, to a baseband chip and an automatic gain control method for the baseband chip.
Background
The automatic gain control (Automatic Gain Control, AGC) is an automatic control method for automatically adjusting the gain of the amplifying circuit according to the signal strength. When a weak signal is input, the linear amplifying circuit works to ensure the intensity of an output signal; when the input signal reaches a certain intensity, the compression amplifying circuit is started to reduce the output amplitude. That is, the AGC function can automatically control the magnitude of the gain by changing the input-output compression ratio.
In the prior art, the most widely used is to use the self-contained AGC function in the radio frequency chip to prevent supersaturation or undersize when the radio frequency signal is output to the baseband, but the self-contained AGC function of part of the radio frequency chip is imperfect or the self-contained AGC function of the radio frequency chip can not meet the control requirement on the waveform for the control of part of special waveforms.
For the situation that part of the radio frequency chips have no AGC function, the existing solution is to use an on-board AGC circuit, output detection signals through a detection module, then use an ADC module to sample the detection signals to obtain the gain of radio frequency signals output by the radio frequency chips, and then use other controllers on the board to control the gain of radio frequency signals output to the baseband by the radio frequency chips. Although the scheme can realize the basic function of AGC, a special controller is needed to control the gain of the radio frequency signal, the scheme can increase the complexity of the on-board radio frequency circuit, and meanwhile, the control implementation method is complex, so that the extra control cost is increased.
Disclosure of Invention
In view of the foregoing, it is a primary object of the present application to provide a baseband chip and an automatic gain control method for the baseband chip, so as to implement gain control on a radio frequency signal output to the baseband chip.
In a first aspect, the present application provides a baseband chip, including an automatic gain control unit and a radio frequency control unit connected to a radio frequency chip;
the automatic gain control unit comprises a saturation detection module, an RSSI calculation module and a gain calculation module, wherein the saturation detection module is used for carrying out saturation detection on radio frequency signals output by the radio frequency chip, the RSSI calculation module is used for carrying out RSSI value calculation on the radio frequency signals output by the radio frequency chip, and the gain calculation module is respectively connected with the saturation detection module and the RSSI calculation module and is used for calculating a gain value according to the saturation detection result and the RSSI value;
the radio frequency control unit is connected with the gain calculation module and is used for performing gain control on radio frequency signals output by the radio frequency chip according to the gain value.
By the above, through setting up integrated Automatic Gain Control (AGC) unit and radio frequency control (RF CTRL) unit on the baseband chip, when the radio frequency chip that the baseband chip is connected does not have gain control function or has gain control function and can't satisfy the demand, carry out sampling detection to the radio frequency signal of the baseband processing unit of baseband chip through automatic gain control unit output to the baseband chip, then calculate the gain value, carry out gain control to the radio frequency chip through the radio frequency control unit according to the gain value that calculates, in order to prevent the radio frequency signal that the radio frequency chip output to the baseband processing unit from appearing supersaturation or undersize condition.
Optionally, the system further comprises an IQ compensation module connected to the output of the radio frequency chip, and the IQ compensation module is used for performing IQ compensation on the radio frequency signal output by the radio frequency chip.
When the amplitude offset or the phase offset occurs to the radio frequency signal output by the radio frequency chip, the IQ compensation module can calibrate the amplitude or the phase of the two paths of signals of the radio frequency signal I, Q.
Optionally, the system further includes a low-pass filtering module connected to the output of the IQ compensation module, and configured to filter or downsample the IQ compensated radio frequency signal, where the downsampled radio frequency signal is sent to the RSSI calculation module for calculating the RSSI value.
From above, the Low-pass filter (LPF) may implement a function of direct connection, filtering or downsampling according to different registers configured by the Low-pass filter, where the direct connection or filtered radio frequency signal may be sent to the baseband processing unit, and the downsampled radio frequency signal may be sent to the RSSI calculation module to calculate an RSSI value.
Optionally, the device further comprises a direct current offset elimination module connected to the output of the low-pass filtering module, and the direct current offset elimination module is used for performing direct current offset inhibition on the filtered radio frequency signals.
By the above, because the radio frequency signal after gain adjustment easily causes larger direct current offset to the baseband processing unit, the direct current offset can be eliminated for the radio frequency signal after filtering through the direct current offset elimination module (DC Offset Cancellation, DCOC) so as to reduce the stabilizing time required for adapting to the transient change of the gain.
Optionally, the system further includes a gain adjustment module connected between the gain calculation module and the radio frequency control unit, where the gain adjustment module is configured to read the gain value, and notify the radio frequency control unit to perform gain control on the radio frequency signal output by the radio frequency chip when the gain value exceeds a set adjustment threshold.
The gain value calculated by the gain calculation module is written into the gain adjustment module, an adjustment threshold is preset in the gain adjustment module, when the gain value exceeds the adjustment threshold, the gain adjustment module is triggered, the gain value is sent to the radio frequency control unit, and the radio frequency control unit is informed to carry out gain control on radio frequency signals output by the radio frequency chip.
Optionally, the gain value includes an adjustment value and a target gain value.
Optionally, the radio frequency control unit performs gain control on the radio frequency signal output by the radio frequency chip in any one of the following modes:
a bus control mode, in which the radio frequency control unit writes the obtained gain configuration value into the radio frequency chip through a bus to perform gain control on a radio frequency signal output by the radio frequency chip;
a GPIO pin control mode, in which the radio frequency control unit maps to a corresponding level signal according to the target gain value, and performs gain control on a radio frequency signal output by the radio frequency chip through the level signal;
and the pulse control mode is that the radio frequency control unit outputs a corresponding pulse signal to the radio frequency chip according to the regulating value so as to perform gain control on the radio frequency signal output by the radio frequency chip.
The radio frequency control unit can select a proper control mode to control the radio frequency chip according to the received adjusting value and the target gain value, so that the radio frequency control unit outputs a radio frequency signal with a specified gain value.
Optionally, the system further comprises a processor unit respectively connected with the radio frequency control unit and the gain calculation module, and the processor unit is used for configuring all units and sending trigger signals to the gain calculation module;
the gain calculation module calculates a gain value of each AGC adjustment calculation period according to the trigger signal, and the radio frequency control unit performs gain control on the radio frequency signal output by the radio frequency chip according to the gain value.
In a second aspect, the present application provides an automatic gain control method for a baseband chip, including:
carrying out saturation detection and RSSI value calculation on radio frequency signals output by a radio frequency chip;
calculating a gain value according to the saturation detection result and the RSSI value;
and performing gain control on the radio frequency signal output by the radio frequency chip according to the gain value.
In a third aspect, the present application provides a computing device comprising:
one or more processors;
a memory for storing one or more programs;
the one or more programs, when executed by the one or more processors, cause the one or more processors to implement an automatic gain control method for the baseband chip.
In a fourth aspect, the present application provides a computer-readable storage medium having stored thereon a computer program which, when executed by a computer, implements the automatic gain control method of a baseband chip.
These and other aspects of the application will be apparent from and elucidated with reference to the embodiment(s) described hereinafter.
Drawings
Fig. 1 is a schematic diagram of a baseband chip according to an embodiment of the present application;
fig. 2A-2B are schematic diagrams of two operation modes of the AGC unit according to the embodiments of the present application;
fig. 3 is a flowchart of an automatic gain control method of a baseband chip according to an embodiment of the present application;
fig. 4 is a schematic structural diagram of a computing device according to an embodiment of the present application.
Detailed Description
For the purposes of making the objects, technical solutions and advantages of the embodiments of the present application more clear, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are only some embodiments of the present application, but not all embodiments. The components of the embodiments of the present application, which are generally described and illustrated in the figures herein, may be arranged and designed in a wide variety of different configurations. Thus, the following detailed description of the embodiments of the present application, as provided in the accompanying drawings, is not intended to limit the scope of the application, as claimed, but is merely representative of selected embodiments of the application. All other embodiments, which can be made by those skilled in the art based on the embodiments of the present application without making any inventive effort, are intended to be within the scope of the present application.
The term "comprising" as used in the description and claims should not be interpreted as being limited to what is listed thereafter; it does not exclude other elements or steps. Thus, it should be interpreted as specifying the presence of the stated features, integers, steps or components as referred to, but does not preclude the presence or addition of one or more other features, integers, steps or components, or groups thereof. Thus, the expression "a device comprising means a and B" should not be limited to a device consisting of only components a and B.
Reference in the specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the application. Thus, appearances of the phrases "in one embodiment" or "in an embodiment" in various places throughout this specification are not necessarily all referring to the same embodiment, but may. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments as would be apparent to one of ordinary skill in the art from this disclosure.
Embodiments of the present application will be described in detail below with reference to the accompanying drawings.
As shown in fig. 1, the embodiment of the present application provides a baseband chip, by integrating an automatic gain control (Automatic Gain Control, AGC) function in the baseband chip, a stable, reliable and self-defined AGC function can be provided when a radio frequency chip connected with the baseband chip does not have the gain control function or the gain control function cannot meet the requirement, so as to realize gain control on a radio frequency signal output by the radio frequency chip to the baseband chip. Specifically, the baseband chip includes an AGC unit 2100, a radio frequency control unit 2200, and a baseband processing unit 2300 connected to the radio frequency chip 1000;
the AGC unit 2100 includes a saturation detection module 2110, an RSSI calculation module 2120, and a gain calculation module 2130, where the saturation detection module 2110 is configured to perform saturation detection on a radio frequency signal output by the radio frequency chip 1000, so as to master the strength of the radio frequency signal in real time, and feed back the strength of the radio frequency signal to the gain calculation module 2130, so as to prevent the radio frequency signal from oversaturation or undershooting; the RSSI calculation module 2120 is configured to calculate an RSSI value of a radio frequency signal output by the radio frequency chip 1000, where the RSSI (Received Signal Strength Indication) value is specifically configured to reflect the strength of the radio frequency signal; the gain calculation module 2130 is connected to the saturation detection module 2110 and the RSSI calculation module 2120, respectively, and is configured to calculate a gain value according to the saturation detection result and the RSSI value;
the radio frequency control unit 2200 is connected to the gain calculation module 2130, and is configured to perform gain control on the radio frequency signal output by the radio frequency chip 1000 according to the gain value.
In some embodiments of the present application, the baseband chip further includes:
the gain adjusting module 2400 is connected between the gain calculating module 2130 and the radio frequency control unit 2200, and is configured to read the gain value calculated by the gain calculating module 2130, and notify the radio frequency control unit 2200 to perform gain control on the radio frequency signal output by the radio frequency chip 1000 when the adjustment threshold is met;
a processor unit 2500, configured to send a trigger signal to the gain calculation module 2130, where the gain calculation module 2130 calculates a gain value of each AGC adjustment calculation period according to the trigger signal, and the radio frequency control unit 2200 performs gain control on a radio frequency signal output by the radio frequency chip 1000 according to the gain value of each AGC adjustment calculation period; the processing unit 2500 is also used to configure all the units to which it is connected.
The baseband chip further comprises an IQ compensation module 2600, a low-pass filtering module 2700 and a direct current offset cancellation module 2800 which are sequentially connected between the radio frequency chip 1000 and the baseband processing unit 2300, wherein the IQ compensation module 2600 is used for performing amplitude calibration or phase calibration on two paths of signals of a radio frequency signal output by the radio frequency chip 1000, the low-pass filtering module 2700 can realize the functions of direct connection, filtering or downsampling on the calibrated radio frequency signal according to different configured registers, and the direct current offset cancellation module 2800 can perform the cancellation of direct current offset on the filtered radio frequency signal and send the radio frequency signal subjected to calibration, filtering and direct current offset cancellation to the baseband processing unit 2300;
the RSSI calculation module 2120 is also connected to the low pass filter module 2700 and the dc offset cancellation module 2800, respectively, to calculate RSSI values, respectively.
The operation principle of the baseband chip for implementing the automatic gain control function will be described in detail with reference to the baseband chip shown in fig. 1.
When the radio frequency control unit 2200 controls the radio frequency chip 1000 to be in the receiving mode, the radio frequency signal output by the radio frequency chip 1000 can be sent to the IQ compensation module 2600, the saturation detection module 2110 and the RSSI calculation module 2120 of the AGC unit 2100, respectively.
For example, the IQ compensation module 2600 has a bypass function, and can trigger the IQ compensation function when the amplitude offset or the phase offset occurs in the radio frequency signal output by the radio frequency chip 1000, perform the amplitude calibration or the phase calibration of two paths of signals on the radio frequency signal, send the calibrated radio frequency signal to the low-pass filtering module 2700, and the low-pass filtering module 2700 can implement the function of directly passing, filtering or downsampling the calibrated radio frequency signal according to different configured registers, where the directly passing or filtered radio frequency signal can be sent to the direct current offset cancellation module 2800, the downsampled radio frequency signal can be sent to the RSSI calculation module 2120, and perform the calculation of the RSSI value; the dc offset cancellation module 2800 may perform dc offset cancellation on the radio frequency signal after direct connection or filtering, and the radio frequency signal after calibration, filtering and dc offset cancellation is sent to the baseband processing unit 2300 for subsequent processing.
For example, the saturation detection module 2110 of the AGC unit 2100 may perform saturation detection on the rf signal output by the rf chip 1000, determine whether the rf signal is saturated, and send the detection result to the gain calculation module 2130; the RSSI calculation module 2120 may perform an RSSI value calculation on the rf signal output by the rf chip 1000, the rf signal downsampled by the low-pass filtering module 2700, and the rf signal subjected to dc offset cancellation by the dc offset cancellation module 2800, and send the calculated RSSI value to the gain calculation module 2130; in this embodiment, the RSSI calculation module 2120 may be a module with three input interfaces, which respectively receives the radio frequency signal output by the radio frequency chip 1000, the radio frequency signal downsampled by the low-pass filtering module 2700, and the radio frequency signal subjected to dc offset cancellation by the dc offset cancellation module 2800, and calculates any or all of the RSSI values according to the requirement; three RSSI calculation modules corresponding to the output ends of the radio frequency chip 1000, the low-pass filter module 2700 and the dc offset cancellation module 2800 may be respectively provided, so as to implement calculation of the respective RSSI values.
The gain calculation module 2130 calculates a gain value (AGC gain) according to the saturation detection result and the RSSI value, and writes the calculated gain value into the gain adjustment module 2400.
The processor unit 2500 may be a DSP processing core, and is configured to send a trigger signal to the gain calculation module 2130, where the gain calculation module 2130 calculates a gain value of each AGC adjustment calculation period according to the trigger signal, and the radio frequency control unit 2200 performs gain control on a radio frequency signal output by the radio frequency chip 1000 according to the gain value of each AGC adjustment calculation period.
In the present embodiment, the AGC unit 2100 has two modes of operation:
as shown in fig. 2A, the first mode is that after the processor unit 2500 starts up and triggers the AGC unit 2100 once, the AGC unit 2100 continuously performs Gain calculation (Gain cal) and Gain adjustment (Gain adj) according to the configured AGC adjustment calculation period until the AGC unit 2100 transitions from the Gain adjustable state to the Gain locked state, thereby completing Gain control.
As shown in fig. 2B, in the second mode, after the processor unit 2500 starts triggering (DSP triggering) the AGC unit 2100 once, in this mode, the Gain calculation module 2130 completes the calculation of Gain values (Gain cal1, gain cal2, gain cal 3) three times in each AGC adjustment calculation period, and sequentially writes the Gain values into the Gain adjustment module 2400 (Gain adj1, gain adj2, gain adj 3), locks the Gain value (AGC lock) in the Gain adjustment module 2400 after reaching the expected Gain value, and releases the lock (AGC unlock) in the next AGC adjustment calculation period, and resumes the calculation and writing of the Gain value in the next AGC adjustment calculation period, so that the radio frequency control unit 2200 may perform Gain control on the radio frequency signal output by the radio frequency chip 1000 according to the Gain value in each AGC adjustment calculation period.
In this embodiment, the gain value may specifically include an adjustment value and a target gain value, where the adjustment value is used to indicate a value that needs to be adjusted when the radio frequency chip 1000 performs gain control, and the target gain value is used to indicate a value that needs to be reached after the radio frequency chip 1000 performs gain control. The gain adjustment module 2400 is preset with an adjustment threshold, and when the target gain value exceeds the adjustment threshold, the gain adjustment module 2400 is triggered to send the adjustment value and the target gain value to the radio frequency control unit 2200, and the radio frequency control unit 2200 is notified to perform gain control on the radio frequency signal output by the radio frequency chip 1000.
Specifically, the radio frequency control unit 2200 may perform gain control on the radio frequency signal output by the radio frequency chip 1000 in any one of the following modes:
the SPI bus control mode, the SPI bus has four general operation modes, the gain adjustment module 2400 is configured with a gain configuration table, the gain adjustment module 2400 can obtain configuration values corresponding to gains of various levels of the radio frequency signal by querying the gain configuration table, and send the configuration values to the radio frequency control unit 2200, and the radio frequency control unit 2200 writes the corresponding configuration values into the radio frequency chip 1000 through the SPI bus, so as to perform corresponding gain control on the radio frequency signal output by the radio frequency chip 1000;
in the GPIO pin control mode, the radio frequency control unit 2200 receives the target gain value sent by the gain adjustment module 2400, maps the target gain value to a corresponding level signal, and performs gain control on the radio frequency signal output by the radio frequency chip 1000 according to the level signal;
in the pulse control mode, the radio frequency control unit 2200 receives the adjustment value sent by the gain adjustment module 2400, and determines that when the adjustment value is greater than 0, the radio frequency control unit 2200 performs upward gain control corresponding to the adjustment value on the radio frequency signal of the radio frequency chip 1000, and when the adjustment value is less than 0, the radio frequency control unit 2200 performs downward gain control corresponding to the adjustment value on the radio frequency signal of the radio frequency chip 1000.
As shown in fig. 3, the embodiment of the present application further provides an automatic gain control method of a baseband chip, including:
s301: carrying out saturation detection and RSSI value calculation on radio frequency signals output by a radio frequency chip;
s302: calculating a gain value according to the saturation detection result and the RSSI value;
s303: and performing gain control on the radio frequency signal output by the radio frequency chip according to the gain value.
The implementation process of the method is consistent with the embodiment described in fig. 1, and the embodiment described in fig. 1 may be referred to specifically, and will not be described herein.
Fig. 4 is a schematic structural diagram of a computing device 1500 provided by embodiments of the present application. The computing device 1500 includes: processor 1510, memory 1520, communication interface 1530, bus 1540.
It should be appreciated that the communication interface 1530 in the computing device 1500 shown in fig. 4 may be used to communicate with other devices.
Wherein the processor 1510 may be coupled to a memory 1520. The memory 1520 may be used to store the program codes and data. Accordingly, the memory 1520 may be a storage unit inside the processor 1510, an external storage unit independent of the processor 1510, or a component including a storage unit inside the processor 1510 and an external storage unit independent of the processor 1510.
Optionally, computing device 1500 may also include a bus 1540. Memory 1520 and communication interface 1530 may be coupled to processor 1510 by bus 1540. Bus 1540 may be a peripheral component interconnect standard (Peripheral Component Interconnect, PCI) bus or an extended industry standard architecture (Extended Industry Standard Architecture, EISA) bus, among others. The bus 1540 may be classified as an address bus, a data bus, a control bus, or the like. For ease of illustration, only one line is shown in fig. 4, but not only one bus or one type of bus.
It should be appreciated that in embodiments of the present application, the processor 1510 may employ a central processing unit (central processing unit, CPU). The processor may also be other general purpose processors, digital signal processors (digital signal processor, DSP), application specific integrated circuits (application specific integrated circuit, ASIC), off-the-shelf programmable gate arrays (field programmable gate Array, FPGA) or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components, or the like. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like. Or the processor 1510 may employ one or more integrated circuits for executing associated programs to carry out the techniques provided in accordance with embodiments of the present application.
The memory 1520 may include read only memory and random access memory and provide instructions and data to the processor 1510. A portion of the processor 1510 may also include non-volatile random access memory. For example, the processor 1510 may also store information of the device type.
When the computing device 1500 is running, the processor 1510 executes the computer-executable instructions in the memory 1520 to perform the operational steps of the methods described above.
It should be understood that the computing device 1500 according to embodiments of the present application may correspond to a respective subject performing the methods according to embodiments of the present application, and that the above and other operations and/or functions of the respective modules in the computing device 1500 are respectively for implementing the respective flows of the methods of the present embodiment, and are not described herein for brevity.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
It will be clear to those skilled in the art that, for convenience and brevity of description, specific working procedures of the above-described systems, apparatuses and units may refer to corresponding procedures in the foregoing method embodiments, and are not repeated herein.
In the several embodiments provided in this application, it should be understood that the disclosed systems, devices, and methods may be implemented in other manners. For example, the apparatus embodiments described above are merely illustrative, e.g., the division of the units is merely a logical function division, and there may be additional divisions when actually implemented, e.g., multiple units or components may be combined or integrated into another system, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in each embodiment of the present application may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer-readable storage medium. Based on such understanding, the technical solution of the present application may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution, in the form of a software product stored in a storage medium, including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to perform all or part of the steps of the methods described in the embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (Random Access Memory, RAM), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
The embodiments of the present application also provide a computer-readable storage medium having stored thereon a computer program for executing a diversified problem generating method when executed by a processor, the method comprising at least one of the aspects described in the respective embodiments above.
Any combination of one or more computer readable media may be employed as the computer storage media of the embodiments herein. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. The computer readable storage medium can be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or a combination of any of the foregoing. More specific examples (a non-exhaustive list) of the computer-readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
The computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, either in baseband or as part of a carrier wave. Such a propagated data signal may take any of a variety of forms, including, but not limited to, electro-magnetic, optical, or any suitable combination of the foregoing. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations of the present application may be written in one or more programming languages, including an object oriented programming language such as Java, smalltalk, C ++ and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any kind of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or may be connected to an external computer (for example, through the Internet using an Internet service provider).
Note that the above is only the preferred embodiments of the present application and the technical principles applied. Those skilled in the art will appreciate that the present application is not limited to the particular embodiments described herein, but is capable of numerous obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the present application. Thus, while the present application has been described in terms of the foregoing embodiments, the present application is not limited to the foregoing embodiments, but may include many other equivalent embodiments without departing from the spirit of the present application, all of which fall within the scope of the present application.
Claims (8)
1. The baseband chip is characterized by comprising an automatic gain control unit and a radio frequency control unit which are connected with the radio frequency chip;
the automatic gain control unit comprises a saturation detection module, an RSSI calculation module and a gain calculation module, wherein the saturation detection module is used for carrying out saturation detection on radio frequency signals output by the radio frequency chip, the RSSI calculation module is used for carrying out RSSI value calculation on the radio frequency signals output by the radio frequency chip, and the gain calculation module is respectively connected with the saturation detection module and the RSSI calculation module and is used for calculating a gain value according to the saturation detection result and the RSSI value; the gain value comprises an adjustment value and a target gain value;
the radio frequency control unit is connected with the gain calculation module and is used for performing gain control on radio frequency signals output by the radio frequency chip according to the gain value through any one of the following modes:
a bus control mode, in which the radio frequency control unit writes the obtained gain configuration value into the radio frequency chip through a bus to perform gain control on a radio frequency signal output by the radio frequency chip;
a GPIO pin control mode, in which the radio frequency control unit maps to a corresponding level signal according to the target gain value, and performs gain control on a radio frequency signal output by the radio frequency chip through the level signal;
and the pulse control mode is that the radio frequency control unit outputs a corresponding pulse signal to the radio frequency chip according to the regulating value so as to perform gain control on the radio frequency signal output by the radio frequency chip.
2. The chip of claim 1, further comprising an IQ compensation module coupled to the rf chip output for IQ compensating the rf signal output by the rf chip.
3. The chip of claim 2, further comprising a low pass filter module coupled to an output of the IQ compensation module for filtering or downsampling the IQ compensated radio frequency signal, the downsampled radio frequency signal being sent to the RSSI calculation module for calculation of the RSSI value.
4. The chip of claim 3, further comprising a dc offset cancellation module coupled to the output of the low pass filter module for dc offset rejection of the filtered rf signal.
5. The chip according to any one of claims 1 to 4, further comprising a gain adjustment module connected between the gain calculation module and the radio frequency control unit, wherein the gain adjustment module is configured to read the gain value, and notify the radio frequency control unit to perform gain control on the radio frequency signal output by the radio frequency chip when the gain value exceeds a set adjustment threshold.
6. The chip of claim 1, further comprising a processor unit connected to the radio frequency control unit and the gain calculation module, respectively, for configuring all units and sending a trigger signal to the gain calculation module;
the gain calculation module calculates a gain value of each AGC adjustment calculation period according to the trigger signal, and the radio frequency control unit performs gain control on the radio frequency signal output by the radio frequency chip according to the gain value.
7. An automatic gain control method for a baseband chip, comprising:
carrying out saturation detection and RSSI value calculation on radio frequency signals output by a radio frequency chip;
calculating a gain value according to the saturation detection result and the RSSI value; the gain value comprises an adjustment value and a target gain value;
according to the gain value, performing gain control on the radio frequency signal output by the radio frequency chip through any one of the following modes:
a bus control mode, in which the obtained gain configuration value is written into the radio frequency chip through a bus to perform gain control on the radio frequency signal output by the radio frequency chip;
a GPIO pin control mode, in which the target gain value is mapped into a corresponding level signal, and the level signal is used for performing gain control on the radio frequency signal output by the radio frequency chip;
and a pulse control mode, in which a corresponding pulse signal is output to the radio frequency chip according to the adjustment value, so as to perform gain control on the radio frequency signal output by the radio frequency chip.
8. A computing device, comprising:
one or more processors;
a memory for storing one or more programs;
the one or more programs, when executed by the one or more processors, cause the one or more processors to implement the automatic gain control method of a baseband chip of claim 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110524389.XA CN113271077B (en) | 2021-05-13 | 2021-05-13 | Baseband chip and automatic gain control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110524389.XA CN113271077B (en) | 2021-05-13 | 2021-05-13 | Baseband chip and automatic gain control method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113271077A CN113271077A (en) | 2021-08-17 |
| CN113271077B true CN113271077B (en) | 2023-05-30 |
Family
ID=77230715
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110524389.XA Active CN113271077B (en) | 2021-05-13 | 2021-05-13 | Baseband chip and automatic gain control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113271077B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114866116B (en) * | 2022-07-05 | 2022-09-27 | 深圳市汇顶科技股份有限公司 | Near field communication method and near field communication device |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201048372Y (en) * | 2007-05-10 | 2008-04-16 | 京信通信系统（中国）有限公司 | Special digital intermediate frequency structure based digital receiver system |
| CN101299615B (en) * | 2008-07-08 | 2012-05-16 | 北京天碁科技有限公司 | Method and device for eliminating DC shifting of radio frequency receiver |
| CN102386869A (en) * | 2010-08-27 | 2012-03-21 | 杭州中科微电子有限公司 | Analog/digital configurable variable-gain amplifier |
| US8774858B2 (en) * | 2011-05-18 | 2014-07-08 | Qualcomm Incorporated | Adaptive RF saturation detection in a wireless device implementing multiple wireless protocols |
| US9001941B2 (en) * | 2012-01-31 | 2015-04-07 | Analog Devices, Inc. | Method and apparatus to independently control front end gain and baseband gain |
| CN104617904A (en) * | 2015-02-05 | 2015-05-13 | 东南大学 | Circuit and method for automatically controlling gain based on digital RSSI detection |
-
2021
- 2021-05-13 CN CN202110524389.XA patent/CN113271077B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN113271077A (en) | 2021-08-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20140361912A1 (en) | Analog-to-digital converter circuit, integrated circuit, electronic device and method therefor | |
| KR100788638B1 (en) | Low if receiver reducing the image signal and the image signal rejection method used by the receiver | |
| US20140246493A1 (en) | Novel nfc receiver architecture with improved power sensitivity | |
| US10033367B2 (en) | Integrated circuit for saturation detection, wireless device and method of detecting saturation | |
| US9246552B2 (en) | Digital shunt regulator for NFC devices | |
| CN113271077B (en) | Baseband chip and automatic gain control method thereof | |
| KR101309856B1 (en) | Self-testing transceiver architecture and related method | |
| US9800277B2 (en) | Interference detection and mitigation in radio frequency receivers | |
| KR20170079931A (en) | Repeater and method for attenuating a signal | |
| CN110855305B (en) | Intermediate frequency digital automatic gain control method and system | |
| US10622971B2 (en) | Method and device for adjusting passband width of filter | |
| KR102139552B1 (en) | Wireless communication device and operating method thereof | |
| CN115842525A (en) | Automatic gain control device method and device | |
| US9787351B2 (en) | Radiofrequency receiver device, method for adjusting such a device and corresponding computer program | |
| CN104168524A (en) | Control circuit and control method of digital power amplifier device | |
| CN111478705B (en) | Gain control method, device and circuit based on receiver and receiver | |
| CN109003622B (en) | Noise reduction processing method and device, radio and vehicle | |
| CN110011678B (en) | Automatic gain control system and method suitable for superheterodyne receiver of abrupt channel | |
| KR102100465B1 (en) | Wireless communication device and operating method thereof | |
| US9026068B2 (en) | Tunable system and method for tuning a system | |
| KR102463174B1 (en) | Reconfigurable amplifier and amplifying method thereof | |
| CN112187293B (en) | Method for determining correction parameters of zero intermediate frequency wireless receiver and zero intermediate frequency wireless receiver | |
| US9391653B2 (en) | Computing filtered signal as mid-value between first and second variables | |
| CN111193522B (en) | Signal receiving method, signal receiving device, storage medium and electronic equipment | |
| US8675790B2 (en) | Adaptive digital signal processing of a receive signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |