CN113192999A - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN113192999A
CN113192999A CN202110483541.4A CN202110483541A CN113192999A CN 113192999 A CN113192999 A CN 113192999A CN 202110483541 A CN202110483541 A CN 202110483541A CN 113192999 A CN113192999 A CN 113192999A
Authority
CN
China
Prior art keywords
sub
pixels
pixel
substrate
display panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110483541.4A
Other languages
Chinese (zh)
Inventor
李漫铁
余亮
屠孟龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ledman Optoelectronic Co Ltd
Original Assignee
Ledman Optoelectronic Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ledman Optoelectronic Co Ltd filed Critical Ledman Optoelectronic Co Ltd
Priority to CN202110483541.4A priority Critical patent/CN113192999A/en
Publication of CN113192999A publication Critical patent/CN113192999A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission
    • H01L27/153Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components with at least one potential-jump barrier or surface barrier specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2933/00Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
    • H01L2933/0008Processes
    • H01L2933/0033Processes relating to semiconductor body packages
    • H01L2933/0066Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body

Abstract

The application relates to a display panel and display device, including the display element, the display element includes two pixel units of array arrangement in the second direction and sets up the base plate of pixel unit, and each pixel unit includes a plurality of sub-pixels of array arrangement along the first direction, the base plate be equipped with a plurality ofly respectively with the second side ascending two the positive pole electrically conductive through-hole of sub-pixel one-to-one, the positive pole lead wire that is located two sub-pixels on the second direction is through corresponding the electrically conductive through-hole of positive pole is drawn forth extremely the line connection layer of base plate is so, through the electrically conductive through-hole of positive pole of two adjacent pixels sharing, has reduced the whole occupation space of pixel.

Description

Display panel and display device
Technical Field
The present application relates to the field of display technologies, and in particular, to a display panel and a display device.
Background
At present, the Mini-LED and Micro-LED display panels are increasingly concerned by the display market due to the advantages of high brightness, low working voltage, low power consumption, long service life, impact resistance, stable performance and the like. Typically, each pixel of the display panel is composed of 3 different color sub-pixels, by which 3 different color sub-pixels light of various colors can be emitted. The display panel is provided with a plurality of conductive through holes corresponding to the sub-pixels, and the electrodes of the sub-pixels are connected with the power supply through the conductive through holes, so that the sub-pixels are lightened.
In some application scenarios, the dot pixel pitch of the display panel is required to satisfy the P0.5 level, and when the number of pixel chips on the designed display panel is large, the dot pixel pitch may be required to be lower, and when the RGB sub-pixels in the pixels are arranged in a straight line, since each sub-pixel needs to be correspondingly provided with a through hole to be connected with an external power supply, the entire occupied space of the pixels is large, and the corresponding pitch requirement cannot be met. The pitch between sub-pixels can be usually compressed by reducing the via hole diameter and the hole ring size of the conductive via, however, the existing preparation process has difficulty in meeting the preparation requirement.
Disclosure of Invention
In view of the above, it is desirable to provide a display panel with a small pixel pitch.
A display panel comprises a display unit, wherein the display unit comprises two pixel units which are arrayed in a second direction and a substrate provided with the pixel units, each pixel unit comprises a plurality of sub-pixels which are arrayed in the first direction, the substrate is provided with a plurality of anode conductive through holes which are in one-to-one correspondence with the two sub-pixels in the second direction, and anode leads of the two sub-pixels in the second direction are led out to a line connecting layer of the substrate through the corresponding anode conductive through holes.
In one embodiment, the substrate includes a plurality of first line connection layers, and the anode conductive vias corresponding to the sub-pixels with the same color in the second direction are respectively connected to the same first line connection layer; and the anode conductive through holes corresponding to the sub-pixels with different colors in the second direction are respectively conducted to the different first line connecting layers.
In one embodiment, the number of the display units is multiple, each of the display units is arranged in an array in a first direction and a second direction, and the sub-pixels in the first direction are connected in a common cathode mode.
In one embodiment, the substrate is provided with a plurality of cathode conductive through holes corresponding to the sub-pixels in each first direction one by one, and cathode leads of the sub-pixels in the first direction are led out to the line connection layer of the substrate through the corresponding cathode conductive through holes.
In one embodiment, the substrate includes a second line connection layer, and each of the cathode vias is respectively conducted to the second line connection layer.
In one embodiment, each pixel unit at least comprises a red sub-pixel, a green sub-pixel and a blue sub-pixel.
In one embodiment, the number of the display units is two, and the two display units are arranged in an array in the first direction.
In one embodiment, the aperture of the anode conductive via is 75 microns.
In one embodiment, the wall of the anode conductive through hole is plated with a copper conductive layer, and the hole is filled with resin ink.
A display device comprises the display panel.
The display panel comprises the display unit, the display unit comprises two pixel units arranged in an array mode in the second direction and a substrate provided with the pixel units, each pixel unit comprises a plurality of sub-pixels arranged in an array mode in the first direction, the substrate is provided with a plurality of anode conductive through holes which are in one-to-one correspondence with the two sub-pixels in the second direction respectively, anode lead wires of the two sub-pixels in the second direction are led out to a line connecting layer of the substrate through the corresponding anode conductive through holes, and the anodes of the two adjacent pixels share one anode conductive through hole, so that the whole occupied space of the pixels is reduced.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments or the conventional technologies of the present application, the drawings used in the descriptions of the embodiments or the conventional technologies will be briefly introduced below, it is obvious that the drawings in the following descriptions are only some embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a display panel according to an embodiment of the present application;
fig. 2 is a schematic structural diagram of a display panel in another embodiment of the present application.
Element number description:
a pixel unit: 100. 200 of a carrier; anode conductive through-hole: 101, a first electrode and a second electrode; cathode conductive through-hole: 102, and (b); and (3) sub-pixel: 110
Detailed Description
To facilitate an understanding of the present application, the present application will now be described more fully with reference to the accompanying drawings. Preferred embodiments of the present application are illustrated in the accompanying drawings. This application may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. The terminology used herein in the description of the present application is for the purpose of describing particular embodiments only and is not intended to be limiting of the application.
It will be understood that when an element is referred to as being "secured to" another element, it can be directly on the other element or intervening elements may also be present. When an element is referred to as being "connected" to another element, it can be directly connected to the other element or intervening elements may also be present. The terms "vertical," "horizontal," "left," "right," and the like as used herein are for illustrative purposes only.
In the drawings, the size of layers and regions may be exaggerated for clarity. It will be understood that when a layer or element is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present. Like reference numerals refer to like elements throughout.
In the following embodiments, when layers, regions or elements are "connected", it may be interpreted that the layers, regions or elements are not only directly connected but also connected through other constituent elements interposed therebetween. For example, when layers, regions, elements, etc. are described as being connected or electrically connected, the layers, regions, elements, etc. may be connected or electrically connected not only directly or directly but also through another layer, region, element, etc. interposed therebetween.
Hereinafter, although terms such as "first", "second", and the like may be used to describe various components, the components are not necessarily limited to the above terms. The above terms are only used to distinguish one component from another. It will also be understood that expressions used in the singular include expressions of the plural unless the singular has a distinctly different meaning in the context.
When a statement such as "at least one (or" an) of … … is placed after a list of elements (elements), the entire list of elements (elements) is modified rather than modifying individual elements (elements) in the list. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items. It will be further understood that the terms "comprises/comprising," "includes" or "including," etc., specify the presence of stated features, integers, steps, operations, components, parts, or combinations thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, components, parts, or combinations thereof.
Electronic or electrical devices and/or any other related devices or components (e.g., display devices including display panels and display panel drivers, wherein the display panel drivers also include driver controllers, gate drivers, gamma reference voltage generators, data drivers, and emission drivers) according to embodiments of the inventive concepts described herein may be implemented using any suitable hardware, firmware (e.g., application specific integrated circuits), software, or a combination of software, firmware, and hardware. For example, various components of these devices may be formed on one Integrated Circuit (IC) chip or on separate IC chips. In addition, various components of these devices may be implemented on a flexible printed circuit film, a Tape Carrier Package (TCP), a Printed Circuit Board (PCB), or formed on one substrate. In addition, various components of these devices may be processes or threads that execute on one or more processors in one or more computing devices, thereby executing computer program instructions and interacting with other system components to perform the various functions described herein. Moreover, those skilled in the art will recognize that the functions of the various computing devices may be combined or integrated into a single computing device, or that the functions of a particular computing device may be distributed across one or more other computing devices, without departing from the spirit and scope of the exemplary embodiments of the present concepts.
Although exemplary embodiments of a display module and a display apparatus including the same have been particularly described herein, many modifications and variations will be apparent to those skilled in the art. Accordingly, it will be understood that display modules and display devices including display modules constructed in accordance with the principles of the present application may be implemented other than as specifically described herein. The application is also defined in the claims and their equivalents.
Fig. 1 is a schematic structural diagram of a display panel according to an embodiment, as shown in fig. 1, the display panel includes a display unit, the display unit includes two pixel units 100 and 200 arranged in an array in a second direction and a substrate 500 configured with the pixel units 100 and 200, each pixel unit 100 and 200 includes a plurality of sub-pixels 110 arranged in an array in the first direction, the substrate 500 is provided with a plurality of anode conductive vias 101 corresponding to the two sub-pixels 110 in the second direction, and anode leads of the two sub-pixels in the second direction are led out to a line connection layer of the substrate 500 through the corresponding anode conductive vias 101
Taking fig. 1 as an example, the first direction may be a column direction, the second direction may be a row direction, and each anode conductive via 101 (a circle mark in the figure) corresponds to each sub-pixel 110 pair in the row direction one-to-one, and is connected to the anode leads of two sub-pixels 110 in the sub-pixel 110 pair. In this way, two adjacent sub-pixels 110 share one anode conductive via 101, compared with the case that each sub-pixel 110 uses one anode conductive via 101 to connect with a driving circuit, the whole occupied space of the pixel is saved.
Since the anodes of the two sub-pixels 110 in the second direction are connected to each other, the cathodes of the two sub-pixels 110 cannot establish a connection relationship in consideration of the requirement of separate lighting, and in one embodiment, the cathodes of the two sub-pixels 110 are respectively connected to different conductive paths.
The display panel comprises a display unit, the display unit comprises two pixel units which are arrayed in a second direction and a substrate provided with the pixel units, each pixel unit comprises a plurality of sub-pixels which are arrayed in the first direction, the substrate is provided with a plurality of anode conductive through holes which are respectively in one-to-one correspondence with the two sub-pixels in the second direction, and anode leads of the two sub-pixels positioned in the second direction are led out to a line connecting layer of the substrate through the corresponding anode conductive through holes, so that the anodes of two adjacent pixels share one anode conductive through hole, and the whole occupied space of the pixels is reduced.
In one embodiment, the substrate 500 includes a plurality of first line connection layers (not shown), and the anode conductive vias 101 corresponding to the sub-pixels 110 with the same color in the second direction are respectively connected to the same first line connection layer; the anode conductive vias 101 corresponding to the sub-pixels 110 with different colors in the second direction are respectively connected to different first line connection layers.
It is understood that the substrate 500 may be a multilayer circuit board including a plurality of first line connection layers, the plurality of pixels in the pixel units 100 and 200 may include a plurality of colors, and if the pixel units 100 and 200 include at least three different color sub-pixels 110, such as a red sub-pixel, a green sub-pixel, and a blue sub-pixel, the different color sub-pixels can be obtained by combining the color sub-pixels 110. Taking fig. 1 as an example, it is assumed that the sub-pixels in the first row to the third row of each pixel unit 100, 200 are respectively a red sub-pixel, a green sub-pixel and a blue sub-pixel, because the two pixel units 100, 200 are arranged in a row direction, and the two sub-pixels 110 in each row of the two pixel units 100, 200 are in the same color, the sub-pixel 110 in the first row can be connected to a first line connection layer of the substrate 500, and the sub-pixel 110 in the second row and the sub-pixel 110 in the third row are respectively connected to another two different first line connection layers, so that the sub-pixels 110 in different colors are all connected to different line connection layers, and if the sub-pixels 110 in the same color exist in the same pixel unit, the sub-pixels in the row direction are connected to the same first line connection layer where the sub-pixels in the same color are located, so as to achieve the control of the pixel color.
In one embodiment, the number of the display units is multiple, and the display units are respectively arranged in an array in a first direction and a second direction, wherein the sub-pixels 110 in the first direction are connected in common cathode.
It can be understood that, in one display unit, anodes of the sub-pixels 110 in each row are in conduction with the corresponding anode conductive vias 101, that is, the sub-pixels 110 in each row are connected in common anode, when the sub-pixels 110 in each column of each display unit are connected in common cathode, if one of the sub-pixels 110 is lighted at this time, circuits in the row and the column where the sub-pixel 110 is located are respectively conducted, so that by connecting the sub-pixels 110 in each first direction in common cathode, not only can the sub-pixels 110 be lighted individually, but also wiring can be reduced, and waste of lines and space is avoided.
In one embodiment, the substrate 500 is provided with a plurality of cathode conductive vias 102 corresponding to the sub-pixels 110 in the first direction one by one, and the cathode leads of the sub-pixels in the first direction are led out to the line connection layer of the substrate through the corresponding cathode conductive vias.
As shown in fig. 2, taking two display units as an example, each cathode conductive via 102 corresponds to each column of sub-pixels 110 one by one, and is connected to each column of sub-pixels 110, so that a common cathode connection of each column of sub-pixels 110 can be realized, and since one cathode conductive via 102 is provided for one column of sub-pixels 110, compared with the case where one cathode conductive via 102 is provided for each sub-pixel 110, the number of cathode conductive vias 102 is reduced, thereby reducing the overall volume of the pixel.
In one embodiment, the substrate 500 includes a second wire connection layer (not shown), and each of the cathode conductive vias 102 is respectively conducted to the second wire connection layer.
It is understood that the anode and cathode of each sub-pixel 110 may be respectively conducted to different wire connection layers of the substrate 500, thereby facilitating management and maintenance. For example, it is assumed that each pixel unit 100, 200 includes a red sub-pixel, a green sub-pixel and a blue sub-pixel, wherein the anode conductive via 101 corresponding to the red sub-pixel is conducted to the third line connection layer of the substrate 500, the anode conductive via 101 corresponding to the green sub-pixel is conducted to the fourth line connection layer of the substrate 500, the anode conductive via 101 corresponding to the blue sub-pixel is conducted to the fifth line connection layer of the substrate 500, and the cathode conductive via 102 of each column of sub-pixels 110 is conducted to the second line connection layer of the substrate 500, so that the cathode conductive via 102 of each column of sub-pixels 110 and the anode conductive via 101 corresponding to each sub-pixel 110 are located at different line connection layers of the substrate 500.
In one embodiment, each pixel cell 100, 200 includes at least a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
It will be appreciated that the combination of the red, green and blue sub-pixels enables the pixel cell 100, 200 to present light of various colors. In one embodiment, the number of any one of the red, green, and blue sub-pixels 110 may include a plurality of sub-pixels 110, so as to serve as a spare sub-pixel 110 to replace the atomic pixel 110 when the atomic pixel 110 fails to light, or as a supplementary sub-pixel 110 to light simultaneously with the atomic pixel 110, thereby increasing the light intensity of the color sub-pixel 110.
In one embodiment, the number of the display units is two, and the two display units are arranged in an array in the first direction, as shown in fig. 2.
In one embodiment, the aperture of the anode conductive via 101 may be 75 microns.
In addition, the anode conductive via 101 may be provided with an annular ring, wherein the annular ring may have a diameter of 175 microns.
It can be understood that the fabrication process of the anode conductive via 101 with the size is easy to implement, and can carry a certain voltage and current to provide power for the corresponding two sub-pixels 110.
In one embodiment, the walls of the anode conductive vias 101 are plated with a copper conductive layer and the holes are filled with resin ink.
It can be understood that the copper material has superior conductive performance, so that the loss of electric energy can be reduced by electroplating the copper conductive layer in the anode conductive through hole 101, and in addition, the oxidation of the copper conductive layer can be avoided due to the coating of the resin ink material on the surface of the copper conductive layer, so that the conductive performance is more stable.
The display panel further comprises a polarizer and/or a touch layer group which are stacked on the display substrate. Specifically, the polarizer and the touch layer group are arranged on the first side of the display substrate in a laminating mode through the bonding layer. It should be noted that the lamination sequence of the polarizer and the touch layer set relative to the display substrate may be determined according to specific situations, and is not limited herein. For example, in some embodiments, a touch layer group and a polarizer may be sequentially stacked on the display substrate through an adhesive layer, but the cover plate should be located at the outermost side of the display panel.
It is understood that the polarizer and the touch layer are well known to those skilled in the art and are not important in the present application, and therefore, the detailed structure and principle thereof will not be described herein.
Based on the same inventive concept, an embodiment of the present application further provides a display device (not shown), including the display panel according to any of the embodiments.
It is understood that the display device in the embodiments of the present application may be any product or component having a display function, such as an OLED display device, a QLED display device, electronic paper, a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, a wearable device, and an internet of things device, and the embodiments disclosed in the present application are not limited thereto.
In the description herein, references to the description of "some embodiments," "other embodiments," "desired embodiments," etc., mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, a schematic description of the above terminology may not necessarily refer to the same embodiment or example.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
The application further provides a manufacturing method of the display panel, which specifically comprises the following steps:
step S110, providing a substrate 500 and disposing two pixel units 100 and 200 arranged in an array in a second direction on the substrate 500 to form a display unit, wherein each pixel unit 100 and 200 includes a plurality of sub-pixels 110 arranged in an array in a first direction.
Step S120, a plurality of anode conductive through holes 101 respectively corresponding to the two sub-pixels 110 in the second direction are formed in the substrate 500, and the anode leads of the two sub-pixels in the second direction are led out to the line connection layer of the substrate 500 through the corresponding anode conductive through holes 101.
As shown in fig. 1, the first direction may be a column direction, the second direction may be a row direction, and each anode conductive via 101 (indicated by a circle in the drawing) corresponds to each sub-pixel 110 pair in the row direction one-to-one, and is connected to the anode leads of two sub-pixels 110 in the sub-pixel 110 pair. In this way, two adjacent sub-pixels 110 share one anode conductive via 101, compared with the case that each sub-pixel 110 uses one anode conductive via 101 to connect with a driving circuit, the whole occupied space of the pixel is saved.
Since the anodes of the two sub-pixels 110 in the second direction are connected to each other, the cathodes of the two sub-pixels 110 cannot establish a connection relationship in consideration of the requirement of separate lighting, and in one embodiment, the cathodes of the two sub-pixels 110 are respectively connected to different conductive paths.
The manufacturing method of the display panel of the embodiment of the invention includes providing a substrate 500 and arranging two pixel units 100 and 200 arrayed in a second direction on the substrate 500 to form a display unit, wherein each pixel unit 100 and 200 includes a plurality of sub-pixels 110 arrayed in the first direction, meanwhile, a plurality of anode conductive through holes 101 corresponding to the two sub-pixels 110 in the second direction one by one are arranged on the substrate 500, and anode leads of the two sub-pixels in the second direction are led out to a line connection layer of the substrate 500 through the corresponding anode conductive through holes 101, so that the anodes of two adjacent pixels share one anode conductive through hole 101, and the whole occupied space of the pixel is reduced.
In one embodiment, the substrate 500 includes a plurality of first line connection layers, and the method for manufacturing the display panel further includes: respectively conducting the anode conductive through holes 101 corresponding to the sub-pixels 110 with the same color in the second direction to the same first line connection layer; and respectively conducting the anode conductive through holes 101 corresponding to the sub-pixels 110 with different colors in the second direction to different first line connection layers.
It is understood that the substrate 500 may be a multilayer circuit board including a plurality of first line connection layers, the plurality of pixels in the pixel units 100 and 200 may include a plurality of colors, and it is understood that the pixel units 100 and 200 may be a multilayer circuit board including a plurality of first line connection layers, the plurality of pixels in the pixel units 100 and 200 may include a plurality of colors, and the pixel units 100 and 200 may include at least three different color sub-pixels 110, such as a red sub-pixel, a green sub-pixel, and a blue sub-pixel, and the different color pixels may be obtained by combining the color sub-pixels 110. Taking fig. 1 as an example, it is assumed that the sub-pixels in the first row to the third row of each pixel unit 100, 200 are respectively a red sub-pixel, a green sub-pixel and a blue sub-pixel, because the two pixel units 100, 200 are arranged in a row direction, and the two sub-pixels 110 in each row of the two pixel units 100, 200 are in the same color, the sub-pixel 110 in the first row can be connected to a first line connection layer of the substrate 500, and the sub-pixel 110 in the second row and the sub-pixel 110 in the third row are respectively connected to another two different first line connection layers, so that the sub-pixels 110 in different colors are all connected to different line connection layers, and if the sub-pixels 110 in the same color exist in the same pixel unit, the sub-pixels in the row direction are connected to the same first line connection layer where the sub-pixels in the same color are located, so as to achieve the control of the pixel color.
In one embodiment, the method for manufacturing a display panel further includes: the number of the display units is set to be a plurality, and the display units are respectively arranged in an array in a first direction and a second direction, wherein the sub-pixels 110 in the first direction are connected in a common cathode mode.
It can be understood that, in one display unit, the anodes of the sub-pixels 110 in each row are conducted with the corresponding anode conductive vias 101, that is, the sub-pixels 110 in the same row in the same display unit are connected in common anode, when the sub-pixels 110 in each column of each display unit are connected in common cathode, if one of the sub-pixels 110 is lighted at this time, the circuits in the row and column where the sub-pixel 110 is located are respectively conducted, so that by connecting the sub-pixels 110 in each first direction in common cathode, the sub-pixels 110 can be lighted independently, the number of wiring can be reduced, and the waste of lines and space can be avoided.
In one embodiment, the method for manufacturing a display panel further includes: a plurality of cathode conductive through holes 102 are formed in the substrate 500, the cathode conductive through holes corresponding to the sub-pixels 110 in the first direction one by one, and cathode leads of the sub-pixels in the first direction are led out to the line connection layer of the substrate through the corresponding cathode conductive through holes.
As shown in fig. 2, taking two display units as an example, each cathode conductive via 102 corresponds to each column of sub-pixels 110 one by one, and is connected to each column of sub-pixels 110, so that a common cathode connection of each column of sub-pixels 110 can be realized, and since one cathode conductive via 102 is provided for one column of sub-pixels 110, compared with the case where one cathode conductive via 102 is provided for each sub-pixel 110, the number of cathode conductive vias 102 is reduced, thereby reducing the overall volume of the pixel.
In one embodiment, the substrate 500 includes a second wire connection layer, and the method for manufacturing a display panel further includes: the cathode conductive vias 102 are respectively connected to the second line connection layers.
It is understood that the anode and cathode of each sub-pixel 110 may be respectively conducted to different wire connection layers of the substrate 500, thereby facilitating management and maintenance. For example, if each pixel unit 100, 200 includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel, wherein the anode conductive via 101 corresponding to the red sub-pixel is connected to the third line connection layer of the substrate 500, the anode conductive via 101 corresponding to the green sub-pixel is connected to the fourth line connection layer of the substrate 500, the anode conductive via 101 corresponding to the blue sub-pixel is connected to the fifth line connection layer of the substrate 500, and the cathode conductive via 102 of each column of sub-pixels 110 is connected to the second line connection layer of the substrate 500, it is possible to position the cathode conductive via 102 of each column of sub-pixels 110 and the anode conductive via 101 corresponding to each sub-pixel 110 on different line connection layers of the substrate 500.
In one embodiment, each pixel cell 100, 200 includes at least a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
It will be appreciated that the combination of the red, green and blue sub-pixels enables the pixel cell 100, 200 to present light of various colors. In one embodiment, the number of any one of the red, green, and blue sub-pixels 110 may include a plurality of sub-pixels 110, so as to serve as a spare sub-pixel 110 to replace the atomic pixel 110 when the atomic pixel 110 fails to light, or as a supplementary sub-pixel 110 to light simultaneously with the atomic pixel 110, thereby increasing the light intensity of the color sub-pixel 110.
In one embodiment, the method for manufacturing a display panel further includes: the number of display units is set to two, and the two display units are arrayed in the first direction as shown in fig. 2.
In one embodiment, the method for manufacturing a display panel further includes: the aperture of the anode conductive via 101 was set to 75 μm.
In addition, the anode conductive via 101 may be provided with an annular ring, wherein the annular ring may have a diameter of 175 microns.
In one embodiment, the method for manufacturing a display panel further includes: and electroplating a copper conductive layer on the wall of the anode conductive through hole 101, and filling resin ink in the hole.
It should be understood that the above-described method steps are not limited to being performed in the exact order in which they are performed, and that the steps may be performed in other orders. Moreover, at least some of the steps in the figures may include multiple steps or multiple stages, which are not necessarily performed at the same time, but may be performed at different times, which are not necessarily performed in sequence, but may be performed alternately or at least partially in sequence with other steps or other steps.

Claims (10)

1. The display panel is characterized by comprising a display unit, wherein the display unit comprises two pixel units which are arrayed in a second direction and a substrate provided with the pixel units, each pixel unit comprises a plurality of sub-pixels which are arrayed in the first direction, the substrate is provided with a plurality of anode conductive through holes which are in one-to-one correspondence with the two sub-pixels in the second direction, and anode leads of the two sub-pixels in the second direction are led out to a line connecting layer of the substrate through the corresponding anode conductive through holes.
2. The display panel according to claim 1, wherein the substrate comprises a plurality of first line connection layers, and the anode conductive vias corresponding to the sub-pixels with the same color in the second direction are respectively connected to the same first line connection layer; and the anode conductive through holes corresponding to the sub-pixels with different colors in the second direction are respectively conducted to the different first line connecting layers.
3. The display panel according to claim 1, wherein the number of the display units is plural, and each of the display units is arranged in an array in a first direction and a second direction, respectively, wherein the sub-pixels in the first direction are connected in common with a cathode.
4. The display panel according to claim 3, wherein the substrate is provided with a plurality of cathode conductive through holes corresponding to the sub-pixels in each first direction one to one, and cathode leads of the sub-pixels in the first direction are led out to the line connection layer of the substrate through the corresponding cathode conductive through holes.
5. The display panel according to claim 4, wherein the substrate includes a second line connection layer, and each of the cathode conductive vias is respectively conducted to the second line connection layer.
6. The display panel of claim 1, wherein each pixel unit comprises at least a red sub-pixel, a green sub-pixel, and a blue sub-pixel.
7. The display panel according to claim 1, wherein the number of the display units is two, and the two display units are arranged in an array in the first direction.
8. The display panel of claim 1, wherein the anode conductive via has a pore size of 75 microns.
9. The display panel according to claim 8, wherein the wall of the anode conductive via is plated with a copper conductive layer, and the hole is filled with resin ink.
10. A display device characterized by comprising the display panel according to any one of claims 1 to 9.
CN202110483541.4A 2021-04-30 2021-04-30 Display panel and display device Pending CN113192999A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110483541.4A CN113192999A (en) 2021-04-30 2021-04-30 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110483541.4A CN113192999A (en) 2021-04-30 2021-04-30 Display panel and display device

Publications (1)

Publication Number Publication Date
CN113192999A true CN113192999A (en) 2021-07-30

Family

ID=76983376

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110483541.4A Pending CN113192999A (en) 2021-04-30 2021-04-30 Display panel and display device

Country Status (1)

Country Link
CN (1) CN113192999A (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009199868A (en) * 2008-02-21 2009-09-03 Seiko Epson Corp Organic electroluminescent device and its manufacturing method
CN103295960A (en) * 2012-03-05 2013-09-11 乐金显示有限公司 Array substrate and method of fabricating the same
WO2014106335A1 (en) * 2013-01-05 2014-07-10 Shenzhen Yunyinggu Technology Co., Ltd. Display devices and methods for making and driving the same
KR20160141270A (en) * 2015-05-29 2016-12-08 엘지디스플레이 주식회사 Organic light emitting diode and method of fabricating the same
CN107293572A (en) * 2017-06-21 2017-10-24 武汉华星光电半导体显示技术有限公司 OLED display panel and preparation method thereof
CN209859955U (en) * 2019-07-15 2019-12-27 昆山国显光电有限公司 Display panel and display device
CN111029345A (en) * 2019-11-22 2020-04-17 武汉华星光电半导体显示技术有限公司 Array substrate and display panel thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009199868A (en) * 2008-02-21 2009-09-03 Seiko Epson Corp Organic electroluminescent device and its manufacturing method
CN103295960A (en) * 2012-03-05 2013-09-11 乐金显示有限公司 Array substrate and method of fabricating the same
WO2014106335A1 (en) * 2013-01-05 2014-07-10 Shenzhen Yunyinggu Technology Co., Ltd. Display devices and methods for making and driving the same
KR20160141270A (en) * 2015-05-29 2016-12-08 엘지디스플레이 주식회사 Organic light emitting diode and method of fabricating the same
CN107293572A (en) * 2017-06-21 2017-10-24 武汉华星光电半导体显示技术有限公司 OLED display panel and preparation method thereof
CN209859955U (en) * 2019-07-15 2019-12-27 昆山国显光电有限公司 Display panel and display device
CN111029345A (en) * 2019-11-22 2020-04-17 武汉华星光电半导体显示技术有限公司 Array substrate and display panel thereof

Similar Documents

Publication Publication Date Title
CN113383382B (en) Array substrate, display panel, spliced display panel and display driving method
CN110649059B (en) Backlight source display method and device
CN113805378B (en) Light-emitting substrate and display device
CN111653584B (en) Display panel, manufacturing method thereof and display device
CN113920943B (en) Display device and manufacturing method thereof
CN115483262A (en) Display panel and display device
CN109411455A (en) A kind of LED display unit group and display panel
CN112242476B (en) LED display unit group and display panel
CN211654192U (en) Array substrate and splicing display panel
CN111812888A (en) Mini LED backlight module, preparation method thereof and display panel
CN111427475B (en) Touch module, touch display screen and manufacturing method of touch display screen
CN108335639B (en) LED display device
CN115346486A (en) Display panel and display device
CN113823671A (en) Display panel and display device
CN113571627A (en) Circuit board of LED display unit
CN113410279A (en) Display substrate and display device
CN110752201B (en) Display back plate, preparation method thereof and display device
CN215183967U (en) Display panel and display device
CN113192999A (en) Display panel and display device
CN211654864U (en) Novel display module, display screen and display terminal
CN214898448U (en) Display panel and display device
CN113054089A (en) Light emitting body and display device
CN215834522U (en) Display panel
CN218767711U (en) Display device and electronic equipment
CN216624328U (en) Light emitting body and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210730