CN113156204B - Digital source quantization error reduction method and system based on recursion iteration - Google Patents
Digital source quantization error reduction method and system based on recursion iteration Download PDFInfo
- Publication number
- CN113156204B CN113156204B CN202110320661.2A CN202110320661A CN113156204B CN 113156204 B CN113156204 B CN 113156204B CN 202110320661 A CN202110320661 A CN 202110320661A CN 113156204 B CN113156204 B CN 113156204B
- Authority
- CN
- China
- Prior art keywords
- digital signal
- value
- discrete
- waveform digital
- waveform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013139 quantization Methods 0.000 title claims abstract description 101
- 238000000034 method Methods 0.000 title claims abstract description 57
- 230000009467 reduction Effects 0.000 title claims abstract description 21
- 238000005070 sampling Methods 0.000 claims abstract description 102
- 238000006243 chemical reaction Methods 0.000 claims abstract description 63
- 239000013307 optical fiber Substances 0.000 claims description 12
- 238000007493 shaping process Methods 0.000 claims description 6
- 230000006872 improvement Effects 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 12
- 230000006870 function Effects 0.000 description 10
- 238000004590 computer program Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 238000009825 accumulation Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000003442 weekly effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R22/00—Arrangements for measuring time integral of electric power or current, e.g. electricity meters
- G01R22/06—Arrangements for measuring time integral of electric power or current, e.g. electricity meters by electronic methods
- G01R22/10—Arrangements for measuring time integral of electric power or current, e.g. electricity meters by electronic methods using digital techniques
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
- G01R35/04—Testing or calibrating of apparatus covered by the other groups of this subclass of instruments for measuring time integral of power or current
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The application discloses a digital source quantization error reduction method and a digital source quantization error reduction system based on recursion iteration, wherein the digital source quantization error reduction method comprises the following steps: determining an ideal continuous sinusoidal signal according to the acquired signal parameters, and discretizing the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal; converting the discrete waveform digital signals according to a preset protocol format to obtain protocol converted waveform digital signals; and carrying out least significant bit correction on the waveform digital signal after protocol conversion by adopting a multiple recursion iteration half-bit quantization method so as to obtain the waveform digital signal after quantization correction. The application can correct the least significant bit of the sampling sequence output by the digital source under a single discrete value, control the effective value quantization error of the sampling value within +/-0.5 least significant bit of each cycle, realize the improvement of the quantization error from the relative single discrete value to the relative whole cycle, reduce the distortion degree of the waveform output by the digital source and improve the tracing accuracy of the digital electric energy.
Description
Technical Field
The application relates to the technical field of electric energy metering, in particular to a digital source quantization error reduction method and system based on recursive iteration.
Background
In an intelligent substation, a digital metering system is generally adopted, in the digital metering system, a merging unit collects and processes system current and voltage sensed by a transformer, and network messages conforming to IEC61850-9-2 protocol format are transmitted to a digital electric energy meter through an Ethernet in an optical fiber medium, and the digital electric energy meter analyzes and meters voltage and current sampling digital quantity in a data packet.
The digital quantity sampling value will generate quantization error when converted by IEC61850 protocol. In the IEC61850-9-2 protocol, each sample value of the sample value packet is represented by a 32-bit binary code, that is, each sample value is a 32-bit integer value, and the data is truncated, wherein the most significant bit of the 32 bits is a sign bit, 0 is +,1 is +, one code value (Least Significant Bit, LSB) of the ac voltage sample value represents 10mV, one code value (LSB) of the ac current represents 1mA, that is, the current value represented by each bit of the sample value digital quantity is determined, and in this case, the smaller the rated current, the larger the influence of the quantization error on the electric energy is.
When the digital source method is adopted to calibrate the digital electric energy meter, the digital source analog merging unit outputs IEC61850-9-2 messages to the digital electric energy meter, the accumulation of quantization errors of each discrete sampling value can cause the increase of errors of a final effective value, and random errors are introduced when a set value is taken as a standard value for calibrating the digital electric energy meter.
Therefore, how to reduce the protocol quantization error of the digital source output is a problem to be solved to improve the accuracy of digital power tracing.
Disclosure of Invention
The application provides a digital source quantization error reduction method and a digital source quantization error reduction system based on recursion iteration, which are used for solving the problem of how to reduce errors of digital source output waveforms.
In order to solve the above-mentioned problems, according to an aspect of the present application, there is provided a digital source quantization error reduction method based on recursive iteration, the method comprising:
determining an ideal continuous sinusoidal signal according to the acquired signal parameters, and discretizing the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal;
converting the discrete waveform digital signals according to a preset protocol format to obtain protocol converted waveform digital signals;
and carrying out least significant bit correction on the waveform digital signal after protocol conversion by adopting a multiple recursion iteration half-bit quantization method so as to obtain the waveform digital signal after quantization correction.
Preferably, the discretizing the ideal continuous sinusoidal signal to obtain a discretized waveform digital signal includes:
for the ideal continuous sinusoidal signalDiscretizing at 0 ~ Sampling the function f (x) according to N equal intervals in the moment T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
Preferably, the converting the discrete waveform digital signal according to a preset protocol format to obtain a protocol converted waveform digital signal includes:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
Preferably, the performing least significant bit modification on the waveform digital signal after the protocol conversion by adopting a multiple recursion iteration half-bit quantization method to obtain a quantized modified waveform digital signal includes:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
and comparing the signal effective value corresponding to any sampling point with the theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain the quantized and corrected waveform digital signal.
Preferably, the correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value includes:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m Is the peak of the ideal continuous sinusoidal signal.
Preferably, wherein the method further comprises:
and controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
According to another aspect of the present application, there is provided a digital source quantization error reduction system based on recursive iteration, the system comprising:
the digital waveform fitting module is used for determining an ideal continuous sinusoidal signal according to the acquired signal parameters and discretizing the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal;
the protocol conversion module is used for converting the discrete waveform digital signals according to a preset protocol format so as to obtain the waveform digital signals after protocol conversion;
and the quantization correction module is used for carrying out least significant bit correction on the waveform digital signal after protocol conversion by adopting a multi-recursion iteration half-bit quantization method so as to obtain the waveform digital signal after quantization correction.
Preferably, the digital waveform fitting module performs discretization processing on the ideal continuous sinusoidal signal to obtain a discrete waveform digital signal, including:
for the ideal continuous sinusoidal signalDiscretizing, sampling the function f (x) according to N equal intervals in the time of 0-T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
Preferably, the protocol conversion module converts the discrete waveform digital signal according to a preset protocol format to obtain a protocol converted waveform digital signal, and includes:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
Preferably, the quantization correction module performs least significant bit correction on the waveform digital signal after protocol conversion by adopting a multiple recursion iteration half-bit quantization method to obtain a quantized corrected waveform digital signal, and includes:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
and comparing the signal effective value corresponding to any sampling point with the theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain the quantized and corrected waveform digital signal.
Preferably, the quantization correction module corrects the sampled instantaneous value of any sampling point according to the least significant bit adjustment value, including:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m Is the peak of the ideal continuous sinusoidal signal.
Preferably, wherein the system further comprises:
and the time control module is used for controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
The application provides a digital source quantization error reduction method and a digital source quantization error reduction system based on recursion iteration, which adopt a method of multiple recursion iterations to correct the least significant bit of a sampling sequence output by a digital source under a single discrete value, control the effective value quantization error of a sampling value within +/-0.5 least significant bit of each cycle, realize the improvement of the quantization error from the single discrete value to the whole cycle, reduce the waveform distortion degree of the output of the digital source and improve the tracing accuracy of digital electric energy.
Drawings
Exemplary embodiments of the present application may be more completely understood in consideration of the following drawings:
FIG. 1 is a flow chart of a recursive iteration-based digital source quantization error reduction method 100 in accordance with an embodiment of the present application;
FIG. 2 is a schematic diagram of multiple recursive iterations according to an embodiment of the present application;
FIG. 3 is a schematic diagram of quantization correction according to an embodiment of the present application;
FIG. 4 is a schematic diagram of a digital source according to an embodiment of the present application;
fig. 5 is a schematic diagram of a digital source quantization error reduction system 500 based on recursive iteration according to an embodiment of the present application.
Detailed Description
The exemplary embodiments of the present application will now be described with reference to the accompanying drawings, however, the present application may be embodied in many different forms and is not limited to the examples described herein, which are provided to fully and completely disclose the present application and fully convey the scope of the application to those skilled in the art. The terminology used in the exemplary embodiments illustrated in the accompanying drawings is not intended to be limiting of the application. In the drawings, like elements/components are referred to by like reference numerals.
Unless otherwise indicated, terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art. In addition, it will be understood that terms defined in commonly used dictionaries should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense.
Fig. 1 is a flow chart of a recursive iteration-based digital source quantization error reduction method 100 in accordance with an embodiment of the present application. The digital source quantization error reduction method based on recursion iteration provided by the embodiment of the application adopts a method of multiple recursion iterations, corrects the least significant bit of a sampling sequence output by a digital source under a single discrete value, controls the effective value quantization error of a sampling value within +/-0.5 least significant bit of each cycle, realizes the improvement of the quantization error from the single discrete value to the whole cycle, reduces the distortion degree of the waveform output by the digital source, and improves the tracing accuracy of digital electric energy. The method 100 for reducing digital source quantization error based on recursive iteration provided by the embodiment of the application starts from step 101, determines an ideal continuous sinusoidal signal according to the acquired signal parameters in step 101, and performs discretization processing on the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal.
Preferably, the discretizing the ideal continuous sinusoidal signal to obtain a discretized waveform digital signal includes:
for the ideal continuous sinusoidal signalDiscretizing, sampling the function f (x) according to N equal intervals in the time of 0-T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i Is two (two)The number corresponding to the maximum value is obtained; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
In the application, firstly, parameters of an output signal are set, wherein the parameters comprise signal amplitude, frequency, phase and the like, and an ideal continuous sinusoidal signal is determined; the ideal continuous sinusoidal signal is then fitted by digital waveformDiscretizing, sampling the function f (x) according to N equal intervals in the time of 0-T to obtain a discrete sequence as follows:
then, the quantized discrete values are subjected to double floating point precision processing by using the following formula to obtain discrete waveform digital signals, wherein the method comprises the following steps of:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
In step 102, the discrete waveform digital signal is converted according to a preset protocol format, so as to obtain a waveform digital signal after protocol conversion.
Preferably, the converting the discrete waveform digital signal according to a preset protocol format to obtain a protocol converted waveform digital signal includes:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
In the application, IEC61850 protocol conversion is carried out on the discrete digital signal, which comprises the following steps: the method is converted into IEC61850-9-2 protocol, the protocol adopts fixed point format transmission, the sample value of the discrete sequence is rounded according to D bit integer, the IEC61850-9-2 protocol is 32 bits, the most significant bit is the sign bit, if f (n) is used for representing the discrete value cut off according to the IEC61850 protocol, f (n) =int (f (i)), at the moment, the protocol quantization error is generated, the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit.
In step 103, the waveform digital signal after the protocol conversion is subjected to least significant bit correction by adopting a multiple recursion iteration half-bit quantization method, so as to obtain the waveform digital signal after the quantization correction.
Preferably, the performing least significant bit modification on the waveform digital signal after the protocol conversion by adopting a multiple recursion iteration half-bit quantization method to obtain a quantized modified waveform digital signal includes:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
and comparing the signal effective value corresponding to any sampling point with the theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain the quantized and corrected waveform digital signal.
Preferably, the correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value includes:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m Is the peak of the ideal continuous sinusoidal signal.
Preferably, wherein the method further comprises:
and controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
In the application, a multi-recursion iteration half-bit quantization method is adopted to carry out least significant bit correction on the waveform digital signal after protocol conversion. The process of multiple recursively iterating half-bit quantization is shown in fig. 2. For any of the protocol converted waveform digital signalsA plurality of sampling points n, calculating the effective values of the previous periods including any sampling point to obtain a signal effective value RMS (n), and comparing the RMS (n) with a theoretical effective valueThe comparison (Am is the ideal signal peak) is performed to determine the least significant bit adjustment value Q (n). Wherein, when->When Q (n) is one-bit Less Significant Bit (LSB); />When Q (n) is one bit added Least Significant Bit (LSB); when (when)When Q (n) =0, f (n) is directly output, and no adjustment is made. The instantaneous value f' (n) =f (n) +q (n) of the sampling value after 0.5LSB is controlled, thus ensuring that the quantization error is controlled within-0.5 LSB to 0.5LSB in each cycle. The correction process is shown in fig. 3.
As shown in fig. 4, a schematic diagram of a standard digital source of high accuracy determined based on the method of the present application. The digital source comprises: the system comprises an industrial personal computer, a digital waveform fitting module (DSP), an FPGA (comprising a protocol conversion module and a quantization correction module), an accurate time control module, a pulse input module, a pulse output module, an industrial switch, an optical fiber interface and a power supply module. The industrial personal computer and the DSP and the FPGA exchange commands and data through BUS buses, the FPGA exchanges data with the industrial switch and the optical fiber interface through Eth interfaces, and the industrial personal computer exchanges data with the industrial switch through the Eth interfaces.
The industrial personal computer comprises a man-machine interaction interface, receives input setting values and is used for setting parameters of output signals, wherein the parameters comprise signal amplitude, frequency, phase and the like.
The digital waveform fitting module (DSP) is used for completing waveform data generation of signals. The DSP calculates fitting data points of signal waveforms in real time according to parameters input by a man-machine interface of the industrial personal computer, generates corresponding waveform data, stores the fitting data of weekly waves in the ARM, and controls the waveform data in the RAM to be circularly output from a starting point to an end point. A waveform signal of each phase voltage and current is generated on software by using a double-precision algorithm.
The FPGA firstly completes the calibration of the time base of the FPGA according to the second pulse sent by the DSP; then completing conversion from digital waveform data to IEC61850-9-2 message according to parameters transferred by DSP, adopting multiple recursion iteration half-bit quantization method at this time, reducing quantization error when generating IEC61850-9-2 message; and finally, controlling the optical fiber interface to output 61850 protocol messages according to a specific interval T through the accurate time control module.
The industrial switch supports a network management mode, can forward IEC61850 messages divided by different VLANs to each path of optical fiber interface, and realizes the expansion output of IEC61850 protocol modules of multiple optical ports.
The pulse output module is used for outputting standard high-frequency pulses.
The pulse input module is used for inputting the pulse of the digital metering device to be detected.
The power module is used for providing power for each module.
The process of outputting a standard signal based on the above digital source is as follows.
Firstly, parameters of an electric quantity signal are input through a man-machine interface of an industrial personal computer of a digital source, wherein the parameters comprise amplitude, frequency, phase and the like of a sinusoidal alternating current signal, such as 110kV voltage, 600A current and 50Hz frequency.
The digital source then performs digital waveform fitting by the DSP to form an ideal continuous sinusoidal signalDiscretizing, sampling the function f (x) according to N equal intervals in the moment of 0-T to obtain a discrete sequence as follows:
where N generally takes 80 points or 256 pointsTaking the current as an example, am takesThe quantized discrete values are converted into:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase. The DSP can store the fitting data (80 or 256) for each cycle in the ARM and control the waveform data in the RAM to be cyclically output from the start point to the end point.
And then, the FPGA finishes the calibration of the time base of the FPGA according to the second pulse sent by the DSP. And then completing the conversion from the digital waveform data to the IEC61850-9-2 message according to the parameters transferred by the DSP. And in the conversion process, a multi-recursion iteration half-bit quantization method is adopted, so that quantization errors in the process of generating IEC61850-9-2 messages are reduced. For any sampling point, the FPGA calculates the effective value of the previous periods including the current sampling point, compares the effective value with the theory 600A, adds 1 or subtracts 1 to the current least significant bit if the effective value exceeds +/-0.5 LSB, and maintains the original value if the effective value does not exceed the theoretical value. The next sampling point is continuously judged and processed, iteration is continued, the quantization error under each cycle is finally ensured to be controlled within-0.5 LSB to 0.5LSB, and the influence of the accumulation of the quantization error of a plurality of sampling values in one cycle on the effective value is reduced. Finally, the FPGA controls the optical fiber interface to output 61850 protocol messages according to a specific interval T through the accurate time control module.
Wherein, one code value of the least significant bit of IEC61850-9-2 current represents 1mA, namely the quantization error of the effective value per cycle is controlled within 0.5 mA. During power calibration, the quantization error is 0.5mA/600 A=8×duringrated value10 -7 At 1% nominal 6A, its quantization error is 0.5 mA/6a=8×10 -5 The requirements of high-precision digital sources can be met.
The method corrects each sampling instantaneous value in the sampling sequence during protocol conversion, controls the effective values of a plurality of previous whole periods, finally controls the quantization error under each cycle to be half-bit quantity, improves the quantization error from a single discrete value to the whole cycle, improves the precision of a standard pure digital source, and can realize high-accuracy tracing of digital electric energy.
Fig. 5 is a schematic diagram of a digital source quantization error reduction system 500 based on recursive iteration according to an embodiment of the present application. As shown in fig. 5, a digital source quantization error reduction system 500 based on recursive iteration according to an embodiment of the present application includes: a digital waveform fitting module 501, a protocol conversion module 502, and a quantization correction module 503.
Preferably, the digital waveform fitting module 501 is configured to determine an ideal continuous sinusoidal signal according to the acquired signal parameters, and perform discretization processing on the ideal continuous sinusoidal signal to acquire a discrete waveform digital signal.
Preferably, the digital waveform fitting module 501 performs discretization processing on the ideal continuous sinusoidal signal to obtain a discrete waveform digital signal, including:
for the ideal continuous sinusoidal signalDiscretizing at 0 ~ Sampling the function f (x) according to N equal intervals in the moment T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
Preferably, the protocol conversion module 502 is configured to convert the discrete waveform digital signal according to a preset protocol format, so as to obtain a waveform digital signal after protocol conversion.
Preferably, the protocol conversion module 502 converts the discrete waveform digital signal according to a preset protocol format to obtain a protocol converted waveform digital signal, which includes:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
Preferably, the quantization correction module 503 performs least significant bit correction on the waveform digital signal after the protocol conversion by using a multiple recursion iteration half-bit quantization method, so as to obtain a waveform digital signal after the quantization correction.
Preferably, the quantization correction module 503 performs least significant bit correction on the waveform digital signal after the protocol conversion by using a multiple recursion iteration half-bit quantization method to obtain a quantized corrected waveform digital signal, and includes:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
and comparing the signal effective value corresponding to any sampling point with the theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain the quantized and corrected waveform digital signal.
Preferably, the quantization correction module 503 corrects the sampled instantaneous value of any sampling point according to the least significant bit adjustment value, including:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m To be the instituteThe peak of the ideal continuous sinusoidal signal.
Preferably, wherein the system further comprises:
and the time control module is used for controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
The recursive iteration-based digital source quantization error reduction system 500 of the embodiment of the present application corresponds to the recursive iteration-based digital source quantization error reduction method 100 of another embodiment of the present application, and is not described herein.
The application has been described with reference to a few embodiments. However, as is well known to those skilled in the art, other embodiments than the above disclosed application are equally possible within the scope of the application, as defined by the appended patent claims.
Generally, all terms used in the claims are to be interpreted according to their ordinary meaning in the technical field, unless explicitly defined otherwise therein. All references to "a/an/the [ means, component, etc. ]" are to be interpreted openly as referring to at least one instance of said means, component, etc., unless explicitly stated otherwise. The steps of any method disclosed herein do not have to be performed in the exact order disclosed, unless explicitly stated.
It will be appreciated by those skilled in the art that embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
Finally, it should be noted that: the above embodiments are only for illustrating the technical aspects of the present application and not for limiting the same, and although the present application has been described in detail with reference to the above embodiments, it should be understood by those of ordinary skill in the art that: modifications and equivalents may be made to the specific embodiments of the application without departing from the spirit and scope of the application, which is intended to be covered by the claims.
Claims (8)
1. A method for reducing quantization error of a digital source based on recursive iteration, the method comprising:
determining an ideal continuous sinusoidal signal according to the acquired signal parameters, and discretizing the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal;
converting the discrete waveform digital signals according to a preset protocol format to obtain protocol converted waveform digital signals;
performing least significant bit correction on the waveform digital signal after protocol conversion by adopting a multiple recursion iteration half-bit quantization method so as to obtain a waveform digital signal after quantization correction;
the method for performing least significant bit correction on the waveform digital signal after protocol conversion by adopting a multiple recursion iteration half-bit quantization method to obtain a quantized and corrected waveform digital signal comprises the following steps:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
comparing the signal effective value corresponding to any sampling point with a theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain a quantized and corrected waveform digital signal;
the correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value comprises the following steps:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m Is the peak of the ideal continuous sinusoidal signal.
2. The method of claim 1, wherein discretizing the ideal continuous sinusoidal signal to obtain a discretized waveform digital signal comprises:
for the ideal continuous sinusoidal signalDiscretizing at 0 ~ Sampling the function f (x) according to N equal intervals in the moment T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the ith discrete value before protocol conversion;A m Peaks that are the ideal continuous sinusoidal signal;is the phase.
3. The method of claim 1, wherein converting the discrete waveform digital signal according to a predetermined protocol format to obtain a protocol converted waveform digital signal comprises:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
4. The method according to claim 1, wherein the method further comprises:
and controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
5. A recursive iteration-based digital source quantization error reduction system, the system comprising:
the digital waveform fitting module is used for determining an ideal continuous sinusoidal signal according to the acquired signal parameters and discretizing the ideal continuous sinusoidal signal to acquire a discretized waveform digital signal;
the protocol conversion module is used for converting the discrete waveform digital signals according to a preset protocol format so as to obtain the waveform digital signals after protocol conversion;
the quantization correction module is used for carrying out least significant bit correction on the waveform digital signal after protocol conversion by adopting a multi-recursion iteration half-bit quantization method so as to obtain a waveform digital signal after quantization correction;
the quantization correction module performs least significant bit correction on the waveform digital signal after protocol conversion by adopting a multi-recursion iteration half-bit quantization method to obtain a quantized and corrected waveform digital signal, and the method comprises the following steps:
for any sampling point in the waveform digital signal after protocol conversion, calculating the effective value of a plurality of periods before the sampling point to obtain the signal effective value corresponding to the sampling point;
comparing the signal effective value corresponding to any sampling point with a theoretical effective value to determine a least significant bit adjustment value, and correcting the sampling instantaneous value of any sampling point according to the least significant bit adjustment value to obtain a quantized and corrected waveform digital signal;
the quantization correction module corrects the sampling instantaneous value of any sampling point according to the least significant bit adjustment value, and includes:
f'(n)=f(n)+Q(n);
wherein f' (n) is a quantized and corrected sampling instantaneous value corresponding to any sampling point n after 0.5LSB control; f (n) is the sampled instantaneous value of any one of the sampling points n; when (when) When Q (n) is the least significant bit LSB subtracted by one bit; when-> When Q (n) is the least significant bit LSB added by one bit; when (when) When Q (n) =0, f (n) is directly output without adjustment; RMS (n) is the effective value of the sampling points of the previous plurality of cycles including the sampling point n; />Is a theoretical effective value; a is that m Is the peak of the ideal continuous sinusoidal signal.
6. The system of claim 5, wherein the digital waveform fitting module discretizes the ideal continuous sinusoidal signal to obtain a discretized waveform digital signal, comprising:
for the ideal continuous sinusoidal signalDiscretizing at 0 ~ Sampling the function f (x) according to N equal intervals in the moment T to obtain a discrete sequence:
performing double floating point precision conversion on discrete values in the discrete sequence to obtain a discrete waveform digital signal:
wherein n is the equivalent quantization bit number of the peak value, the double floating point precision is 52 bits, D i The number quantity corresponding to the binary maximum value; f (i) is the i-th discrete value before protocol conversion; a is that m Peaks that are the ideal continuous sinusoidal signal;is the phase.
7. The system of claim 5, wherein the protocol conversion module converts the discrete waveform digital signal according to a predetermined protocol format to obtain a protocol converted waveform digital signal, comprising:
performing IEC61850 protocol conversion on the discrete waveform digital signal, outputting the discrete waveform digital signal by adopting a fixed point format, shaping and rounding a sample value of the discrete waveform digital signal according to D bits, wherein the protocol is 32 bits, the most significant bit is a sign bit, f (n) is used for representing the discrete value after being cut off according to the IEC61850 protocol, f (n) =int (f (i)), and at the moment, a protocol quantization error is generated, wherein the maximum quantization error is +/-0.5 LSB, and the LSB is the least significant bit; where f (i) is the i-th discrete value before protocol conversion.
8. The system of claim 5, wherein the system further comprises:
and the time control module is used for controlling the optical fiber interface to output the quantized and corrected waveform digital signal according to a preset time interval.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110320661.2A CN113156204B (en) | 2021-03-25 | 2021-03-25 | Digital source quantization error reduction method and system based on recursion iteration |
PCT/CN2022/079063 WO2022199349A1 (en) | 2021-03-25 | 2022-03-03 | Recursive iteration-based digital source quantization error reduction method, apparatus, and device, storage medium, and computer program product |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110320661.2A CN113156204B (en) | 2021-03-25 | 2021-03-25 | Digital source quantization error reduction method and system based on recursion iteration |
Publications (2)
Publication Number | Publication Date |
---|---|
CN113156204A CN113156204A (en) | 2021-07-23 |
CN113156204B true CN113156204B (en) | 2023-12-05 |
Family
ID=76884804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110320661.2A Active CN113156204B (en) | 2021-03-25 | 2021-03-25 | Digital source quantization error reduction method and system based on recursion iteration |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN113156204B (en) |
WO (1) | WO2022199349A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113156204B (en) * | 2021-03-25 | 2023-12-05 | 中国电力科学研究院有限公司 | Digital source quantization error reduction method and system based on recursion iteration |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1607392A (en) * | 2003-10-14 | 2005-04-20 | 珠海炬力集成电路设计有限公司 | Voltage virtual value measuring method based on filter |
CN102012494A (en) * | 2010-11-24 | 2011-04-13 | 浙江省电力试验研究院 | Transformer calibrator and calibration method thereof |
CN103543430A (en) * | 2013-09-27 | 2014-01-29 | 广东电网公司电力科学研究院 | Standard modulus synchronous signal source |
CN203465409U (en) * | 2013-09-27 | 2014-03-05 | 广东电网公司电力科学研究院 | Standard analog-digital synchronization signal source |
WO2014071753A1 (en) * | 2012-11-06 | 2014-05-15 | 国家电网公司 | Electronic transformer calibrator calibration device and method based on digital source |
CN103901391A (en) * | 2014-04-09 | 2014-07-02 | 国家电网公司 | Novel analog standard meter with digital electric energy meter detection function and detection method |
CN106716292A (en) * | 2014-07-17 | 2017-05-24 | 西恩特罗皮系统有限公司 | Generation of high-rate sinusoidal sequences |
CN111413914A (en) * | 2020-05-21 | 2020-07-14 | 国网四川省电力公司电力科学研究院 | Signal local conversion device with small analog input |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5325048A (en) * | 1992-04-14 | 1994-06-28 | Digital Kwh Inc. | Method and apparatus for calibrating a digital electric engergy consumption meter |
JP2006090923A (en) * | 2004-09-27 | 2006-04-06 | Toko Electric Corp | Management system for electric power |
CN105093157B (en) * | 2015-09-08 | 2018-02-09 | 国家电网公司 | The method of testing of parameter algorithm based on IEC61850 sampled values |
CN113156204B (en) * | 2021-03-25 | 2023-12-05 | 中国电力科学研究院有限公司 | Digital source quantization error reduction method and system based on recursion iteration |
-
2021
- 2021-03-25 CN CN202110320661.2A patent/CN113156204B/en active Active
-
2022
- 2022-03-03 WO PCT/CN2022/079063 patent/WO2022199349A1/en active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1607392A (en) * | 2003-10-14 | 2005-04-20 | 珠海炬力集成电路设计有限公司 | Voltage virtual value measuring method based on filter |
CN102012494A (en) * | 2010-11-24 | 2011-04-13 | 浙江省电力试验研究院 | Transformer calibrator and calibration method thereof |
WO2014071753A1 (en) * | 2012-11-06 | 2014-05-15 | 国家电网公司 | Electronic transformer calibrator calibration device and method based on digital source |
CN103543430A (en) * | 2013-09-27 | 2014-01-29 | 广东电网公司电力科学研究院 | Standard modulus synchronous signal source |
CN203465409U (en) * | 2013-09-27 | 2014-03-05 | 广东电网公司电力科学研究院 | Standard analog-digital synchronization signal source |
CN103901391A (en) * | 2014-04-09 | 2014-07-02 | 国家电网公司 | Novel analog standard meter with digital electric energy meter detection function and detection method |
CN106716292A (en) * | 2014-07-17 | 2017-05-24 | 西恩特罗皮系统有限公司 | Generation of high-rate sinusoidal sequences |
CN111413914A (en) * | 2020-05-21 | 2020-07-14 | 国网四川省电力公司电力科学研究院 | Signal local conversion device with small analog input |
Non-Patent Citations (3)
Title |
---|
Development and Uncertainty Evaluation of Calibrating System for Digital Energy Setting;Sha Zhao 等;《MATEC Web of Conferences》;1-7 * |
Digital Metering System of New Generation Smart Substation in China;Jingfen Bai 等;《MATEC Web of Conferences》;1-10 * |
基于IEC 61850的数字化电能计量二次设备远程校验技术;于春平 等;《电测与仪表》;第56卷(第4期);135-141 * |
Also Published As
Publication number | Publication date |
---|---|
WO2022199349A1 (en) | 2022-09-29 |
CN113156204A (en) | 2021-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN113156204B (en) | Digital source quantization error reduction method and system based on recursion iteration | |
CN104578134B (en) | Tracking method and tracking system for maximum power point | |
CN103117747A (en) | Digital analog converter (DAC) and calibrating circuit thereof | |
CN109828183B (en) | Waveform synchronous correction method and system suitable for transient recording type fault indicator | |
CN104330096A (en) | Method and device for correcting, compensating and automatically calibrating measuring signals | |
CN213986797U (en) | Calibration device for electronic transformer calibrator | |
CN104320143A (en) | Method and device for compressing three-phase voltage and current signal waveform sample data | |
RU2386993C1 (en) | Variable voltage controller | |
CN105203986A (en) | Digital power source tracing method and system | |
CN102013933B (en) | Method for realizing synchronous sampling by local area extension sets in smart grid | |
KR20070050654A (en) | Method for calibrating between digital to analog converter output and analog to digital converter output and a analog encoding system thereof | |
CN112180314A (en) | Anti-interference self-correction GIS electronic transformer acquisition method and device | |
Dimitriadou et al. | Digital implementation of PQ control in grid-tied inverters for educational purposes | |
CN116224209A (en) | Current transformer calibrator traceability system and method | |
CN114089907B (en) | Centralized direct current sampling value data conversion method and device | |
CN115639400A (en) | High-precision alternating current electric energy metering method | |
CN214895457U (en) | DC digital standard power source device | |
CN213875999U (en) | Digital direct current electric energy meter calibration device | |
CN203086447U (en) | Digital-to-analog converter (DAC) and calibrating circuit thereof | |
CN105182266B (en) | A kind of combining unit channel detection methods | |
CN219957694U (en) | Voltage sag process simulator | |
CN213986800U (en) | Error magnitude traceability device of digital direct current electric energy meter | |
Liu et al. | Rigorous mathematical modelling for a fast corrector power supply in TPS | |
CN109687870A (en) | The SARADC capacitance mismatch bearing calibration of charge redistribution type and system | |
CN111726110B (en) | PWM signal generation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |