CN113132070A - High-speed data transmission baseband data no-frame structure error code statistical system - Google Patents

High-speed data transmission baseband data no-frame structure error code statistical system Download PDF

Info

Publication number
CN113132070A
CN113132070A CN202110413578.XA CN202110413578A CN113132070A CN 113132070 A CN113132070 A CN 113132070A CN 202110413578 A CN202110413578 A CN 202110413578A CN 113132070 A CN113132070 A CN 113132070A
Authority
CN
China
Prior art keywords
module
data
bit
frame
comparison
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110413578.XA
Other languages
Chinese (zh)
Inventor
武磊磊
李晓佩
康亚楠
高超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 54 Research Institute
Original Assignee
CETC 54 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 54 Research Institute filed Critical CETC 54 Research Institute
Priority to CN202110413578.XA priority Critical patent/CN113132070A/en
Publication of CN113132070A publication Critical patent/CN113132070A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/20Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/203Details of error rate determination, e.g. BER, FER or WER
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F18/00Pattern recognition
    • G06F18/20Analysing
    • G06F18/21Design or setup of recognition systems or techniques; Extraction of features in feature space; Blind source separation
    • G06F18/217Validation; Performance evaluation; Active pattern learning techniques
    • G06F18/2193Validation; Performance evaluation; Active pattern learning techniques based on specific statistical tests
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B7/00Radio transmission systems, i.e. using radiation field
    • H04B7/14Relay systems
    • H04B7/15Active relay systems
    • H04B7/185Space-based or airborne stations; Stations for satellite systems
    • H04B7/1851Systems using a satellite or space-based relay
    • H04B7/18519Operations control, administration or maintenance

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Signal Processing (AREA)
  • Data Mining & Analysis (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Astronomy & Astrophysics (AREA)
  • Evolutionary Biology (AREA)
  • Bioinformatics & Computational Biology (AREA)
  • General Engineering & Computer Science (AREA)
  • Bioinformatics & Cheminformatics (AREA)
  • Artificial Intelligence (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Aviation & Aerospace Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • Radio Relay Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

The invention discloses a high-speed data transmission baseband data frame-free structure error code statistical system, and belongs to the technical field of communication. The system comprises a frame length setting unit, a front-end data cache module, a bit-by-bit comparison module, a standard frame module and an error code comparison statistical module; the frame length setting unit receives the frame length set by monitoring, the front-end data cache module intercepts data with corresponding length for caching according to the data received by the frame length setting unit, the bit-by-bit comparison module compares the data in the front-end data cache module bit by bit, the comparison result is transmitted to the standard frame module, the data in the standard frame module is used as a correct data frame to perform error code comparison with the data in the front-end data cache module, and the statistical module compares the result and outputs the error code statistical result. The invention has the characteristic of autonomously learning data frames, and can solve the problem of low performance of a satellite data transmission system caused by error rate statistics and frame identification classification under the condition of high-speed transmission in the prior art.

Description

High-speed data transmission baseband data no-frame structure error code statistical system
Technical Field
The invention relates to the technical field of communication, in particular to a high-speed data transmission baseband data frame-free structure error code statistical system which can be used for error code statistics of a ground receiving terminal of a satellite data transmission system.
Background
The transmission of satellite load data is an indispensable intermediate channel for information acquisition, transmission, processing and application of the satellite. With the continuous improvement of the data transmission rate and the continuous increase of the satellite load data quantity, the task of improving the data transmission performance is urgent, and the statistical capability of improving the bit error rate of satellite data is an important factor for improving the satellite data processing performance.
However, due to unpredictability of satellite data, the conventional method for counting errors of a frame-free structure for storing fixed frames into a RAM is not applicable any more.
Disclosure of Invention
In view of the above, the present invention provides a frame-structure-free error code statistics system for high-speed data transmission baseband data, which can perform autonomous learning and solve the problem of low performance of a satellite data transmission data system caused by error code rate statistics under a high code rate condition in the prior art.
In order to achieve the purpose, the invention adopts the technical scheme that:
a high-speed data transmission baseband data no-frame structure error code statistical system comprises a frame length setting module 1, a front-end data cache module 2, a bit-by-bit comparison module 3, a standard frame module 4 and an error code comparison statistical module 5;
the frame length setting module 1 receives the frame length input by external monitoring and transmits the frame length to the front-end data cache module 2;
the front-end data cache module 2 intercepts data segments with corresponding lengths according to the frame length and caches the data segments;
the bit-by-bit comparison module 3 performs bit-by-bit comparison on the data segments in the front-end data cache module 2 and transmits the comparison result to the standard frame module 4;
the standard frame module 4 is used for storing comparison results;
the error code comparison statistical module 5 takes the data in the standard frame module 4 as the correct data frame, compares the data with the data segment in the front-end data cache module 2, and calculates and outputs the error code result.
Further, the bit-by-bit comparison module 3 comprises an operation module 6 and a result judgment module 7; wherein:
the operation module 6 compares the data segments in the front-end data cache module 2 bit by bit, performs a minus 1 operation when the input data is 0, performs a plus 1 operation when the input data is 1, and finally sends the operation result to the result judgment module 7;
the result judgment module 7 judges the received operation result, when the operation result is greater than 0, the bit output is 1, and when the operation result is less than 0, the bit output is 0.
Further, the error code comparison statistic module 5 comprises a data frame comparison module 8 and an error code statistic module 9; wherein:
the data frame comparison module 8 takes the data in the standard frame module 4 as a correct data frame, performs error code comparison with the data segment in the front-end data cache module 2, and outputs the comparison result of each bit to the error code statistic module 9;
the error code statistic module 9 makes statistics of the received comparison result data and outputs the result of the statistics.
Compared with the background technology, the invention has the following advantages:
1. the invention can independently learn the repeated data with fixed frame length transmitted by the satellite.
2. The invention can carry out error code statistics on the N groups of data frames which are cached.
Drawings
Fig. 1 is a schematic block diagram of an error statistics system in an embodiment of the invention.
FIG. 2 is a schematic diagram of a bit-by-bit alignment module according to an embodiment of the present invention.
Fig. 3 is a schematic diagram of an error comparison statistic module in an embodiment of the invention.
Detailed Description
The invention is further described with reference to the following drawings and detailed description.
Referring to fig. 1, a high-speed data transmission baseband data no-frame structure error code statistical system includes a frame length setting module 1, a front-end data cache module 2, a bit-by-bit comparison module 3, a standard frame module 4, and an error code comparison statistical module 5. The front-end data cache modules 2 are multiple and all in a first-in first-out (FIFO) form. Embodiments connect the lines as in fig. 1. Wherein:
the frame length setting module 1 receives the frame length input by external monitoring and transmits the frame length to the front-end data cache module 2;
the front-end data cache module 2 intercepts data segments with corresponding lengths according to the frame length and caches the data segments;
the bit-by-bit comparison module 3 performs bit-by-bit comparison on the data segments in the front-end data cache module 2 and transmits the comparison result to the standard frame module 4;
the standard frame module 4 is used for storing comparison results;
the error code comparison statistical module 5 takes the data in the standard frame module 4 as the correct data frame, compares the data with the data segment in the front-end data cache module 2, and calculates and outputs the error code result.
The working process of the system is as follows:
the frame length setting module 1 receives the frame length input by external monitoring, the front end data cache module 2 intercepts the data with corresponding length for caching according to the data received by the frame length setting module 1, the whole system can independently learn N data sections, the cached data is subjected to bit-by-bit comparison in the bit-by-bit comparison module 3, the comparison result is transmitted to the standard frame module 4, the data in the standard frame module is used as the correct data frame to be compared with the data in the front end data cache module in the error code comparison statistical module 5, and the error code statistical result is output.
The bit-by-bit comparison module 3 comprises an operation module 6 and a result judgment module 7; embodiments connect the lines as in fig. 2. The operation module 6 compares the data frames cached at the front end bit by bit, performs a subtraction operation of 1 when the input data is 0, performs an addition operation of 1 when the input data is 1, and sends the operation result to the result judgment module 7; the result judging module 7 judges the received operation result, and when the operation result is greater than 0, the bit output is 1, and when the operation result is less than 0, the bit output is 0.
The error code comparison statistical module 5 comprises a data frame comparison module 8 and an error code statistical module 9; embodiments connect the lines as in fig. 3. The data frame comparison module 8 compares the data in the standard frame module 4 as the standard frame of the data in the N buffer modules with the data frame in the front-end data buffer module 2, and outputs the comparison result of each bit to the error code statistic module 9, and the error code statistic module 9 performs specified operation on the received comparison result data and outputs and displays the statistic result.
In a word, compared with the traditional error code detection method, the method has the characteristic of autonomously learning the data frame, and can solve the problem of low performance of the satellite data transmission system caused by error rate statistics and frame identification classification under the condition of high-speed transmission in the prior art.

Claims (3)

1. A high-speed data transmission baseband data no-frame structure error code statistical system is characterized by comprising a frame length setting module (1), a front-end data cache module (2), a bit-by-bit comparison module (3), a standard frame module (4) and an error code comparison statistical module (5);
the frame length setting module (1) receives the frame length input by external monitoring and transmits the frame length to the front-end data cache module (2);
the front-end data cache module (2) intercepts data segments with corresponding lengths according to the frame length and caches the data segments;
the bit-by-bit comparison module (3) performs bit-by-bit comparison on the data segments in the front-end data cache module (2) and transmits a comparison result to the standard frame module (4);
the standard frame module (4) is used for storing comparison results;
and the error code comparison statistical module (5) takes the data in the standard frame module (4) as a correct data frame, compares the correct data frame with the error code of the data segment in the front-end data cache module (2), and counts to obtain an error code result and outputs the error code result.
2. The system according to claim 1, wherein the bit-by-bit comparing module (3) comprises an arithmetic module (6) and a result determining module (7); wherein:
the operation module (6) compares the data segments in the front-end data cache module (2) bit by bit, performs subtraction 1 operation when the input data is 0, performs addition 1 operation when the input data is 1, and finally sends the operation result to the result judgment module (7);
the result judging module (7) judges the received operation result, when the operation result is larger than 0, the bit output is 1, and when the operation result is smaller than 0, the bit output is 0.
3. The system according to claim 1, wherein the error comparison statistic module (5) comprises a data frame comparison module (8) and an error statistic module (9); wherein:
the data frame comparison module (8) takes the data in the standard frame module (4) as a correct data frame, carries out error code comparison with the data segment in the front-end data cache module (2), and outputs the comparison result of each bit to the error code statistic module (9);
and the error code counting module (9) counts the received comparison result data and outputs the counted result.
CN202110413578.XA 2021-04-16 2021-04-16 High-speed data transmission baseband data no-frame structure error code statistical system Pending CN113132070A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110413578.XA CN113132070A (en) 2021-04-16 2021-04-16 High-speed data transmission baseband data no-frame structure error code statistical system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110413578.XA CN113132070A (en) 2021-04-16 2021-04-16 High-speed data transmission baseband data no-frame structure error code statistical system

Publications (1)

Publication Number Publication Date
CN113132070A true CN113132070A (en) 2021-07-16

Family

ID=76777463

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110413578.XA Pending CN113132070A (en) 2021-04-16 2021-04-16 High-speed data transmission baseband data no-frame structure error code statistical system

Country Status (1)

Country Link
CN (1) CN113132070A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102307148A (en) * 2011-09-22 2012-01-04 北京铁路信号有限公司 Method for determining bit error rate of transponder message
CN105141352A (en) * 2015-07-24 2015-12-09 哈尔滨工业大学 Satellite high-speed data transmission baseband data error statistics and frame sequencing processing system and method
CN106788675A (en) * 2016-12-05 2017-05-31 中国资源卫星应用中心 Using the method for null frame data statistics satellite in orbit initial data error code
WO2021008248A1 (en) * 2019-07-12 2021-01-21 天地融科技股份有限公司 Data frame reception method and device and communication method and system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102307148A (en) * 2011-09-22 2012-01-04 北京铁路信号有限公司 Method for determining bit error rate of transponder message
CN105141352A (en) * 2015-07-24 2015-12-09 哈尔滨工业大学 Satellite high-speed data transmission baseband data error statistics and frame sequencing processing system and method
CN106788675A (en) * 2016-12-05 2017-05-31 中国资源卫星应用中心 Using the method for null frame data statistics satellite in orbit initial data error code
WO2021008248A1 (en) * 2019-07-12 2021-01-21 天地融科技股份有限公司 Data frame reception method and device and communication method and system

Similar Documents

Publication Publication Date Title
US11265081B2 (en) Method, apparatus and device for predicting fault of optical module
CN102118293B (en) Method for compressing and storing communication messages
CN113055251B (en) High-speed network-oriented real-time sensing method for flow packet loss state
CN105136804A (en) High-speed strip steel surface image acquiring and image processing apparatus and method thereof
CN110896431A (en) Uncompressed high-definition video transmission method and system
CN113132070A (en) High-speed data transmission baseband data no-frame structure error code statistical system
CN109739841B (en) Integration system and method for monitoring repeated data on line of power equipment
CN104811413B (en) Double DAGC factors pressure solution device of LTE CPRI interfaces
CN102752600B (en) Realizing method for reducing time delay of image transmission system
CN115396518B (en) Self-adaptive data synchronization method and system
CN111050092A (en) Method for demultiplexing ultrahigh resolution image
CN107783926B (en) FPGA and PC communication method based on PowerPC and internet access
CN105376580A (en) Image compression method
CN116866182A (en) Data path bandwidth control method and device
CN111327905A (en) Preprocessing method and system for realizing similar image compression based on FPGA
CN112104667A (en) Flow control method, device and system
CN101741518B (en) Link circuit processing method and device
CN111930727B (en) Device data active reporting dotting recording method and data compensation method
CN104283621A (en) Channel transmission quality monitoring method
CN115061967B (en) Method for reducing interface clock by adopting camera link image compression based on domestic FPGA
CN109688350A (en) Processing system for video based on non-refrigeration type thermal infrared imager
CN114422595A (en) User-defined CAN system and message analysis method thereof
CN213186306U (en) Water meter reading system
CN115001605B (en) Fluorescent spectrum analysis method for satellite communication signal real-time detection
CN115098425B (en) Method for quickly searching screen dead pixels through USB interface based on FPGA

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210716

RJ01 Rejection of invention patent application after publication