CN113015236B - Bottom-up clock synchronization method and device - Google Patents

Bottom-up clock synchronization method and device Download PDF

Info

Publication number
CN113015236B
CN113015236B CN202110149631.XA CN202110149631A CN113015236B CN 113015236 B CN113015236 B CN 113015236B CN 202110149631 A CN202110149631 A CN 202110149631A CN 113015236 B CN113015236 B CN 113015236B
Authority
CN
China
Prior art keywords
time
pulse
period
information
air interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110149631.XA
Other languages
Chinese (zh)
Other versions
CN113015236A (en
Inventor
周艳秋
蒋纯波
吴杰
郝思卓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Fangtian Hongrui Technology Co ltd
Original Assignee
Beijing Fangtian Hongrui Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Fangtian Hongrui Technology Co ltd filed Critical Beijing Fangtian Hongrui Technology Co ltd
Priority to CN202110149631.XA priority Critical patent/CN113015236B/en
Publication of CN113015236A publication Critical patent/CN113015236A/en
Application granted granted Critical
Publication of CN113015236B publication Critical patent/CN113015236B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W56/00Synchronisation arrangements
    • H04W56/001Synchronization between nodes
    • H04W56/0015Synchronization between nodes one node acting as a reference for the others
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/02Details
    • H04J3/06Synchronising arrangements
    • H04J3/0635Clock or time synchronisation in a network
    • H04J3/0638Clock or time synchronisation among nodes; Internode synchronisation
    • H04J3/0644External master-clock
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Electric Clocks (AREA)

Abstract

The invention provides a bottom-up clock synchronization method and device, and relates to the technical field of communication. The method is applied to a terminal, the terminal carries out related processing through the acquired sequence of the air interface synchronous signals to obtain medium-period pulse, then the local clock chip is utilized to carry out negative feedback control on the medium-period pulse to acquire short-period pulse signals, and meanwhile, a 5G communication module of the terminal acquires the starting point of a wireless frame period, namely the starting point of long-period pulse, according to the air interface synchronous signals and sends a time information request to a server. The server calculates the time interval between the next long period starting time and the next adjacent second pulse according to the satellite synchronous information so as to calculate the time of the next second pulse from the rising edge. To ensure accurate clock information is output after a plurality of short period pulses according to the start of the radio frame period and the time of the second pulse distance rising edge.

Description

Bottom-up clock synchronization method and device
Technical Field
The invention relates to the technical field of communication, in particular to a bottom-up clock synchronization method and device.
Background
It is natural to think of a synchronous mechanism from top to bottom and from the center to the edge, and the clock source is located in the center and gives synchronous signals to the periphery to form a synchronous network. With the development of communication, especially mobile communication, from 3G to 4G, multiple access mode from frequency division (FDD) to time division (TDD) appears, and a higher-precision clock is introduced at a base station of an access network through a satellite system such as GPS or beidou. The clock quality of the wireless base station is better than that of the wireless controller or the core network, so that a waterfall type transmission mode that clocks are distributed and diffused gradually from the center to the edge is terminated.
Along with the development of communication, the user terminal side also has a requirement for acquiring accurate clock information, and at present, the requirement is that satellite positioning equipment such as GPS, beidou and the like is installed on the terminal to acquire accurate time and position information, and meanwhile, a clock synchronization protocol (SNTP protocol) is supported to acquire accurate clocks of the level of 10 ms. However, in the development process of the energy internet and the industry internet of things, the wireless terminal equipment needs to provide accurate clock information while providing a communication function for the industry equipment, and usually requires the accuracy to be in the level of 1us, and in order to enable the accuracy to reach the level of 1us, optical fiber transmission or satellite signals and 1588 clock sources are required, so that the problems of cost improvement and great engineering construction difficulty are caused.
Disclosure of Invention
The invention aims to provide a bottom-up clock synchronization method and device, which are used for solving the problems of high cost and difficult construction in the prior art.
In a first aspect, an embodiment of the present application provides a bottom-up clock synchronization method, applied to a terminal, where the method includes: acquiring a first air interface synchronous signal, and performing correlation processing on a sequence of the air interface synchronous signal to obtain a medium-period pulse; processing the middle periodic pulse by adopting closed-loop negative feedback control to obtain accurate short periodic pulse; acquiring a second air interface synchronous signal, and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal; initiating a time information request to a server according to the starting point of a wireless frame period to acquire the time interval between the starting time of the next long period and the subsequent adjacent second pulse calculated by the server according to satellite synchronous information; calculating the time of the rising edge of the next second pulse distance according to the time interval between the starting time of the next long period and the next adjacent second pulse; the clock information is output after a plurality of short period pulses according to the start of the radio frame period and the time of the second pulse distance rising edge.
In the implementation process, the terminal processes the acquired air interface synchronous signal, uses the local clock chip to carry out negative feedback control on the air interface synchronous signal to acquire a short-period pulse signal, and meanwhile, the 5G communication module of the terminal acquires the starting point of a wireless frame period, namely a long-period pulse, according to the air interface synchronous signal and sends a time information request to the server. And finally, outputting accurate clock information according to the time of the long period starting and the short period pulse calculated by the server according to the time information request.
In some embodiments of the present invention, the step of acquiring the second air interface synchronization signal and acquiring the start of the radio frame period according to the second air interface synchronization signal includes: acquiring MIB broadcast information; the MIB broadcast information is demodulated to obtain the start of a radio frame period.
In some embodiments of the present invention, the step of initiating a time information request to the server according to the start of the radio frame period to obtain a time interval between a next long period start time and a subsequent adjacent second pulse calculated by the server according to the satellite synchronization information includes: performing interrupt control on the processor according to the starting point of the wireless frame period; after the processor is interrupted, a time information request is sent to the server.
In a second aspect, an embodiment of the present application provides a bottom-up clock synchronization method, applied to a server, where the server is connected to a satellite system, and the method includes: receiving a time information request sent by a terminal according to the starting point of a wireless frame period; the starting point of the wireless frame period is determined according to the acquired second air interface synchronous signal; acquiring satellite synchronization information sent by a satellite system; calculating a specific middle period position corresponding to each integer second according to the satellite synchronization information and the time information request; and calculating a specific middle period position corresponding to the long period starting position according to the time information of the satellite synchronous information.
In some embodiments of the present invention, the step of calculating the specific mid-period position corresponding to each integer second according to the satellite synchronization information and the time information request includes: calculating the absolute time corresponding to the starting point of each long period according to the satellite synchronous information and the time information request; and determining the specific middle period position corresponding to each integer second according to the absolute time.
In a third aspect, an embodiment of the present application provides a bottom-up clock synchronization device, applied to a terminal, where the device includes: the first signal processing module is used for acquiring a first air interface synchronous signal and carrying out correlation processing on the sequence of the air interface synchronous signal so as to obtain medium-period pulses; the periodic pulse processing module is used for processing the periodic pulse by adopting closed-loop negative feedback control to obtain a short periodic pulse; the second signal processing module is used for acquiring a second air interface synchronous signal and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal; the time request module is used for initiating a time information request to the server according to the starting point of the wireless frame period so as to acquire the time interval between the next long period starting time and the subsequent adjacent second pulse calculated by the server according to the satellite synchronous information; the pulse calculation module is used for calculating the time of the rising edge of the distance between the next second pulse according to the time interval between the starting time of the next long period and the next adjacent second pulse; and the clock information output module is used for outputting clock information after a plurality of short period pulses according to the starting point of the wireless frame period and the time of the second pulse distance rising edge.
In some embodiments of the invention, the second signal processing module comprises: a broadcast information acquisition unit for acquiring MIB broadcast information; and a demodulation unit for demodulating the MIB broadcast information to obtain a start point of the radio frame period. In some embodiments of the invention, the time request module comprises: an interrupt control unit for performing interrupt control on the processor according to the start point of the radio frame period; and the request sending unit is used for sending a time information request to the server after the processor is interrupted.
In a fourth aspect, an embodiment of the present application provides a bottom-up clock synchronization device, applied to a server, where the server is connected to a satellite system, and the device includes: a request receiving module, configured to receive a time information request sent by a terminal according to a start point of a radio frame period; the starting point of the wireless frame period is determined according to the acquired second air interface synchronous signal; the satellite synchronous information acquisition module is used for acquiring satellite synchronous information sent by a satellite system; the specific middle period position calculation module is used for calculating the specific middle period position corresponding to each integer second according to the satellite synchronous information and the time information request; and the period starting time calculation module is used for calculating a specific middle period position corresponding to the long period starting position according to the time information of the satellite synchronous information.
In some embodiments of the invention, the specific mid-cycle position calculation module includes: the absolute time calculation unit is used for calculating the absolute time corresponding to the starting point of each long period according to the satellite synchronous information and the time information request; and the specific middle period calculating unit is used for determining the specific middle period position corresponding to each integer second according to the absolute time.
In a fifth aspect, embodiments of the present application provide an electronic device comprising a memory for storing one or more programs; a processor. The method of any of the first aspects described above is implemented when one or more programs are executed by a processor.
In a sixth aspect, embodiments of the present application provide a computer readable storage medium having stored thereon a computer program which, when executed by a processor, implements a method as in any of the first aspects described above.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the embodiments will be briefly described below, it being understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope, and other related drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of a bottom-up clock synchronization method according to an embodiment of the present invention;
FIG. 2 is a block diagram of a bottom-up clock synchronization device according to an embodiment of the present invention;
fig. 3 is a block diagram of an electronic device according to an embodiment of the present invention.
Icon: 100-a bottom-up clock synchronization device; 110-a first signal processing module; 120-periodic pulse processing module; 130-a second signal processing module; 140-a time request module; 150-a pulse calculation module; 160-a clock information output module; 101-memory; 102-a processor; 103-communication interface.
Detailed Description
For the purposes of making the objects, technical solutions and advantages of the embodiments of the present application more clear, the technical solutions of the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is apparent that the described embodiments are some embodiments of the present application, but not all embodiments. The components of the embodiments of the present application, which are generally described and illustrated in the figures herein, may be arranged and designed in a wide variety of different configurations.
Thus, the following detailed description of the embodiments of the present application, as provided in the accompanying drawings, is not intended to limit the scope of the application, as claimed, but is merely representative of selected embodiments of the application. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application.
It should be noted that: like reference numerals and letters denote like items in the following figures, and thus once an item is defined in one figure, no further definition or explanation thereof is necessary in the following figures. Meanwhile, in the description of the present application, the terms "first", "second", and the like are used only to distinguish the description, and are not to be construed as indicating or implying relative importance.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises an element.
Some embodiments of the present application are described in detail below with reference to the accompanying drawings. The various embodiments and features of the embodiments described below may be combined with one another without conflict.
There are many time synchronization methods which are common at present, and each of the different methods has different disadvantages. For example, the synchronization mode from the network to the terminal is a common accurate time synchronization according to the system, specifically, the network acquires the satellite signal of the GPS or the beidou, and the satellite signal is transmitted to the next-stage device after being calculated. The method has the problem that only periodic pulse signals can be acquired, and date and time information cannot be acquired. For another example, the terminal device autonomously acquires time information, and is equipped with a GPS or beidou function, so as to acquire accurate time from the received satellite signal. With this method, if the satellite cannot be connected, the accurate time cannot be obtained. For another example, time information is obtained through NTP (or SNTP) protocol at present, but because the time of two places of event sources is not uniform, the time can only be calculated to 0.01 second level synchronization through round trip correction, and the high-precision synchronization requirement of communication or internet of things cannot be met. For another example, in the current power system, two ends of the device are transmitted through optical fibers, and the accurate time difference is obtained by utilizing the stability of the optical fiber transmission, so that the respective time is calculated. However, this approach requires the laying of optical fibers, is expensive, technically feasible, but not usable in some situations. Similar problems are also that the terminal can obtain the accurate time from the upper level through the 1588 switch. But requires a wired connection and 1588 clock network, which is costly to use.
Referring to fig. 1, fig. 1 is a flowchart of a bottom-up clock synchronization method provided in an embodiment of the present invention, where the bottom-up clock synchronization method is applied to a terminal, and the method includes the following steps:
step S110: and acquiring a first air interface synchronous signal, and performing correlation processing on the sequence of the air interface synchronous signal to obtain a medium-period pulse.
The wireless network system is a synchronous system, in particular to the synchronization among air interfaces, which is a key step for further data transmission. After the terminal obtains the first air interface synchronizing signal through the air interface, how the UE is synchronized with the cell,
step S120: and processing the middle periodic pulse by adopting closed-loop negative feedback control to obtain a short periodic pulse.
Closed loop feedback control is an automatic control built on the basis of feedback principles by comparing the deviation between the output of the system behavior and the desired behavior and then eliminating the deviation to obtain the desired system performance. In closed loop feedback control, there is both a signal forward path from input to output and a signal feedback path from output to input, both of which form a closed loop.
Step S130: and acquiring a second air interface synchronous signal, and acquiring the starting point of the wireless frame period according to the second air interface synchronous signal.
In some embodiments of the present invention, when the second air interface synchronization signal is acquired and the start of the radio frame period is acquired according to the second air interface synchronization signal, MIB broadcast information may be acquired first, and then the MIB broadcast information is demodulated to acquire the start of the radio frame period. The MIB broadcast information is broadcast information transmitted by the base station.
The second air interface synchronization signal and the first air interface synchronization signal may be the same air interface synchronization signal. And when the starting point of the wireless frame period is acquired according to the second air interface synchronous signal, the method comprises two processes of a demodulation process and a decoding process. The demodulation process is to demodulate the modulated signal to obtain bit information and 10ms synchronous information; decoding obtains this time information within 10 ms. That is, a specific position of the 10ms is obtained among 10240 10ms, so that the relative position of the 10ms among 10240 10ms can be known. Further, that is, a phase of 10ms is identified.
Step S140: and initiating a time information request to a server according to the starting point of the wireless frame period to acquire the time interval (namely, the number of medium periods) between the next long period starting moment and the subsequent adjacent second pulse calculated by the server according to the satellite synchronous information.
In some embodiments of the present invention, the step of initiating a time information request to a server according to a start point of a radio frame period to obtain a time interval between a next long period start time and a subsequent adjacent second pulse calculated by the server according to satellite synchronization information includes the following procedures: the method comprises the steps of firstly performing interrupt control on a processor according to the starting point of a wireless frame period, and then sending a time information request to a server after the processor is interrupted.
Step S150: the time of the next pulse-per-second distance rising edge is calculated from the time interval between the next long period start time and the next adjacent pulse-per-second.
The processor calculates the time interval between the next long period starting time and the next adjacent second pulse, namely the accurate time corresponding to the position of the next to-be-arrived long period starting rising edge, then calculates the time of the next second pulse from the rising edge according to the time interval between the next long period starting time and the next adjacent second pulse, specifically, after calculating the time of the next second pulse from the rising edge, the processor is configured to the logic chip FPGA in the number unit N of the middle period pulses.
Step S160: the clock information is output after a plurality of short period pulses according to the start of the radio frame period and the time of the second pulse distance rising edge.
And the terminal carries out correlation operation on the code sequence of the first air interface synchronous signal acquired by the local 5G communication module, and acquires accurate middle period information of every 10 ms. And then the accurate middle period information is transmitted to a local clock chip, and the clock chip uses the accurate middle period information of 10ms as a calibration input source of a local short stable clock, so that the local voltage controlled oscillator can obtain an accurate short period pulse signal through closed loop negative feedback control, and the duty ratio of the short period pulse signal is 50%. Meanwhile, the 5G communication module acquires 1024 a second air interface synchronization signal as a start point of a wireless frame period, where the length of the wireless frame period is 10.24 seconds, and when the wireless frame period is received by a general purpose input/output port (General Purpose Input Output, GPIO) through which a processor of the terminal passes, a time information request can be initiated to the server to acquire a time interval between a next long period start time calculated by the server according to the satellite synchronization information and a subsequent adjacent second pulse. And then calculating the time of the rising edge of the next second pulse distance according to the time interval between the starting time of the next long period and the next adjacent second pulse, and finally outputting clock information after a plurality of short period pulses according to the starting point of the wireless frame period and the time of the rising edge of the second pulse distance.
In the implementation process, the terminal processes the acquired air interface synchronous signal, uses the local clock chip to carry out negative feedback control on the air interface synchronous signal to acquire a short-period pulse signal, and meanwhile, the 5G communication module of the terminal acquires the starting point of a wireless frame period according to the air interface synchronous signal and sends a time information request to the server. And finally, outputting accurate clock information according to the time of the long period starting and the short period pulse calculated by the server according to the time information request.
The embodiment of the application also provides a bottom-up clock synchronization method which is applied to a server, wherein the server is connected with a satellite system, and the method comprises the following steps of: firstly, receiving a time information request sent by a terminal according to the starting point of a wireless frame period; the starting point of the wireless frame period is determined according to the acquired second air interface synchronous signal. Then, the satellite synchronous information sent by the satellite system is obtained, and the specific middle period position corresponding to the long period starting position is calculated according to the time information of the satellite synchronous information.
In some embodiments of the present invention, the step of calculating the specific mid-period position corresponding to each integer second according to the satellite synchronization information and the time information request includes: calculating the absolute time corresponding to the starting point of each long period according to the satellite synchronous information and the time information request; and determining the specific middle period position corresponding to each integer second according to the absolute time.
Based on the same inventive concept, the invention also provides a bottom-up clock synchronization device 100, please refer to fig. 2, and fig. 2 is a block diagram of a bottom-up clock synchronization device according to an embodiment of the invention. The bottom-up clock synchronization device is applied to a terminal and comprises:
the first signal processing module 110 is configured to obtain a first air interface synchronization signal, and perform correlation processing on a sequence of the air interface synchronization signal to obtain a medium-period pulse.
The periodic pulse processing module 120 is configured to process the periodic pulse by using closed-loop negative feedback control to obtain a short periodic pulse.
The second signal processing module 130 is configured to obtain a second air interface synchronization signal, and obtain a start point of a radio frame period according to the second air interface synchronization signal.
The time request module 140 is configured to initiate a time information request to the server according to the start point of the radio frame period, so as to obtain a time interval between a next long period start time and a subsequent adjacent second pulse calculated by the server according to the satellite synchronization information.
The pulse calculation module 150 is configured to calculate a time of a rising edge of a next second pulse from a time interval between a start time of the next long period and a next adjacent second pulse.
The clock information output module 160 is configured to output clock information after a plurality of short period pulses according to a start of a radio frame period and a time of a second pulse distance rising edge.
In some embodiments of the present invention, the second signal processing module 130 includes:
and the broadcast information acquisition unit is used for acquiring the MIB broadcast information.
And a demodulation unit for demodulating the MIB broadcast information to obtain a start point of the radio frame period.
In some embodiments of the present invention, the time request module 140 includes:
and the interrupt control unit is used for performing interrupt control on the processor according to the starting point of the wireless frame period.
And the request sending unit is used for sending a time information request to the server after the processor is interrupted.
On the other hand, the embodiment of the application also provides a bottom-up clock synchronization device, which is applied to a server, wherein the server is connected with a satellite system, and the device comprises:
a request receiving module, configured to receive a time information request sent by a terminal according to a start point of a radio frame period; the starting point of the wireless frame period is determined according to the acquired second air interface synchronous signal.
The satellite synchronous information acquisition module is used for acquiring satellite synchronous information sent by the satellite system.
And the specific middle period position calculation module is used for calculating the specific middle period position corresponding to each integer second according to the satellite synchronous information and the time information request.
And the period starting time calculation module is used for calculating a specific middle period position corresponding to the long period starting position according to the time information of the satellite synchronous information.
In some embodiments of the invention, the specific mid-cycle position calculation module includes:
and the absolute time calculation unit is used for calculating the absolute time corresponding to the starting point of each long period according to the satellite synchronization information and the time information request.
And the specific middle period calculating unit is used for determining the specific middle period position corresponding to each integer second according to the absolute time.
Referring to fig. 3, fig. 3 is a schematic block diagram of an electronic device according to an embodiment of the present application. The electronic device comprises a memory 101, a processor 102 and a communication interface 103, wherein the memory 101, the processor 102 and the communication interface 103 are electrically connected with each other directly or indirectly to realize data transmission or interaction. For example, the components may be electrically connected to each other via one or more communication buses or signal lines. The memory 101 may be used to store software programs and modules, such as program instructions/modules corresponding to the bottom-up clock synchronization device 100 provided in the embodiments of the present application, and the processor 102 executes the software programs and modules stored in the memory 101, thereby performing various functional applications and data processing. The communication interface 103 may be used for communication of signaling or data with other node devices.
The Memory 101 may be, but is not limited to, a random access Memory (Random Access Memory, RAM), a Read Only Memory (ROM), a programmable Read Only Memory (Programmable Read-Only Memory, PROM), an erasable Read Only Memory (Erasable Programmable Read-Only Memory, EPROM), an electrically erasable Read Only Memory (Electric Erasable Programmable Read-Only Memory, EEPROM), etc.
The processor 102 may be an integrated circuit chip with signal processing capabilities. The processor 102 may be a general purpose processor including a central processing unit (Central Processing Unit, CPU), a network processor (Network Processor, NP), etc.; but also digital signal processors (Digital Signal Processing, DSP), application specific integrated circuits (Application Specific Integrated Circuit, ASIC), field programmable gate arrays (Field-Programmable Gate Array, FPGA) or other programmable logic devices, discrete gate or transistor logic devices, discrete hardware components.
It will be appreciated that the configuration shown in fig. 3 is merely illustrative, and that the electronic device may also include more or fewer components than shown in fig. 3, or have a different configuration than shown in fig. 3. The components shown in fig. 3 may be implemented in hardware, software, or a combination thereof.
In the embodiments provided in the present application, it should be understood that the disclosed apparatus and method may be implemented in other manners as well. The apparatus embodiments described above are merely illustrative, for example, flow diagrams and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of apparatus, methods and computer program products according to various embodiments of the present application. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
In addition, the functional modules in the embodiments of the present application may be integrated together to form a single part, or each module may exist alone, or two or more modules may be integrated to form a single part.
The functions, if implemented in the form of software functional modules and sold or used as a stand-alone product, may be stored on a computer readable storage medium. Based on such understanding, the technical solution of the present application may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution, in the form of a software product stored in a storage medium, including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to perform all or part of the steps of the methods of the embodiments of the present application. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
In summary, the method and the device for clock synchronization from bottom to top provided in the embodiments of the present application are applied to a terminal, and the method includes: acquiring a first air interface synchronous signal, and performing correlation processing on a sequence of the air interface synchronous signal to obtain a medium-period pulse; processing the middle periodic pulse by adopting closed-loop negative feedback control to obtain a short periodic pulse; acquiring a second air interface synchronous signal, and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal; initiating a time information request to a server according to the starting point of a wireless frame period to acquire the time interval between the starting time of the next long period and the subsequent adjacent second pulse calculated by the server according to satellite synchronous information; calculating the time of the rising edge of the next second pulse distance according to the time interval between the starting time of the next long period and the next adjacent second pulse; the clock information is output after a plurality of short period pulses according to the start of the radio frame period and the time of the second pulse distance rising edge. The terminal processes the obtained air interface synchronous signal, uses the local clock chip to carry out negative feedback control to the air interface synchronous signal to obtain a short period pulse signal, and meanwhile, the 5G communication module of the terminal obtains the starting point of the wireless frame period according to the air interface synchronous signal and sends a time information request to the server. And finally, outputting accurate clock information according to the time of the long period starting and the short period pulse calculated by the server according to the time information request.
The foregoing is merely a preferred embodiment of the present application and is not intended to limit the present application, and various modifications and variations may be made to the present application by those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principles of the present application should be included in the protection scope of the present application.
It will be evident to those skilled in the art that the present application is not limited to the details of the foregoing illustrative embodiments, and that the present application may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The present embodiments are, therefore, to be considered in all respects as illustrative and not restrictive, the scope of the application being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. Any reference sign in a claim should not be construed as limiting the claim concerned.

Claims (9)

1. A bottom-up clock synchronization method, applied to a terminal, comprising:
acquiring a first air interface synchronous signal, and performing correlation processing on the sequence of the air interface synchronous signal to obtain a medium-period pulse;
processing the medium-period pulse by adopting closed-loop negative feedback control to obtain a short-period pulse;
acquiring a second air interface synchronous signal, and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal;
initiating a time information request to a server according to the starting point of the wireless frame period to acquire the time interval between the next long period starting time and the subsequent adjacent second pulse calculated by the server according to the satellite synchronous information;
calculating the time of the rising edge of the next second pulse distance according to the time interval between the starting time of the next long period and the next adjacent second pulse;
and outputting clock information after a plurality of short period pulses according to the starting point of the wireless frame period and the time of the second pulse distance rising edge.
2. The method of claim 1, wherein the step of acquiring a second air interface synchronization signal and acquiring a start of a radio frame period based on the second air interface synchronization signal comprises:
acquiring MIB broadcast information;
demodulating the MIB broadcast information to obtain a start of a radio frame period.
3. The method of claim 1, wherein the step of initiating a time information request to the server based on the start of the radio frame period to obtain a time interval between a next long period start time and a subsequent adjacent second pulse calculated by the server based on the satellite synchronization information, comprises:
performing interrupt control on the processor according to the starting point of the wireless frame period;
and after the processor is interrupted, sending a time information request to the server.
4. A bottom-up clock synchronization method, the method comprising:
the terminal performs the following steps:
acquiring a first air interface synchronous signal, and performing correlation processing on the sequence of the air interface synchronous signal to obtain a medium-period pulse;
processing the medium-period pulse by adopting closed-loop negative feedback control to obtain a short-period pulse;
acquiring a second air interface synchronous signal, and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal;
initiating a time information request to a server according to the starting point of the wireless frame period to acquire the time interval between the next long period starting time and the subsequent adjacent second pulse calculated by the server according to the satellite synchronous information;
calculating the time of the rising edge of the next second pulse distance according to the time interval between the starting time of the next long period and the next adjacent second pulse;
outputting clock information after a plurality of short period pulses according to the start point of the wireless frame period and the time of the second pulse distance rising edge;
the server is connected with the satellite system, and the server executes the following steps:
receiving a time information request sent by a terminal according to the starting point of a wireless frame period; the starting point of the wireless frame period is determined according to the acquired second air interface synchronous signal;
acquiring satellite synchronization information sent by the satellite system;
calculating a specific middle period position corresponding to each integer second according to the satellite synchronous information and the time information request;
and calculating a specific middle period position corresponding to the long period starting position according to the time information of the satellite synchronous information.
5. The method of claim 4, wherein the step of calculating a specific mid-cycle position corresponding to each integer second based on the satellite synchronization information and the time information request comprises:
calculating absolute time corresponding to each long period starting point according to the satellite synchronous information and the time information request;
and determining a specific middle period position corresponding to each integer second according to the absolute time.
6. A bottom-up clock synchronization apparatus for use with a terminal, the apparatus comprising:
the first signal processing module is used for acquiring a first air interface synchronous signal and performing related processing on the sequence of the air interface synchronous signal to obtain a medium-period pulse;
the periodic pulse processing module is used for processing the medium periodic pulse by adopting closed-loop negative feedback control so as to obtain a short periodic pulse;
the second signal processing module is used for acquiring a second air interface synchronous signal and acquiring a starting point of a wireless frame period according to the second air interface synchronous signal;
the time request module is used for initiating a time information request to the server according to the starting point of the wireless frame period so as to acquire the time interval between the next long period starting time and the subsequent adjacent second pulse calculated by the server according to the satellite synchronous information;
the pulse calculation module is used for calculating the time of the rising edge of the distance between the next second pulse according to the time interval between the starting time of the next long period and the next adjacent second pulse;
and the clock information output module is used for outputting clock information after a plurality of short period pulses according to the starting point of the wireless frame period and the time of the second pulse distance rising edge.
7. The apparatus of claim 6, wherein the second signal processing module comprises:
a broadcast information acquisition unit for acquiring MIB broadcast information;
and the demodulation unit is used for demodulating the MIB broadcast information to acquire the starting point of the wireless frame period.
8. An electronic device, comprising:
a memory for storing one or more programs;
a processor;
the method of any of claims 1-3 being implemented when the one or more programs are executed by the processor.
9. A computer readable storage medium, on which a computer program is stored, which computer program, when being executed by a processor, implements the method according to any of claims 1-3.
CN202110149631.XA 2021-02-03 2021-02-03 Bottom-up clock synchronization method and device Active CN113015236B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110149631.XA CN113015236B (en) 2021-02-03 2021-02-03 Bottom-up clock synchronization method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110149631.XA CN113015236B (en) 2021-02-03 2021-02-03 Bottom-up clock synchronization method and device

Publications (2)

Publication Number Publication Date
CN113015236A CN113015236A (en) 2021-06-22
CN113015236B true CN113015236B (en) 2023-05-05

Family

ID=76385243

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110149631.XA Active CN113015236B (en) 2021-02-03 2021-02-03 Bottom-up clock synchronization method and device

Country Status (1)

Country Link
CN (1) CN113015236B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115134903B (en) * 2022-06-27 2023-11-10 国网青海省电力公司信息通信公司 Clock taming method, device, equipment and storage medium

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106059698A (en) * 2016-06-03 2016-10-26 中国南方电网有限责任公司 Time synchronization method and device based on TD-LTE wireless time service
CN107204928A (en) * 2016-03-18 2017-09-26 华为技术有限公司 The method of the synchronous topology of refresh clock, the method and apparatus for determining clock synchronous path
CN107655475A (en) * 2017-11-03 2018-02-02 河南思维轨道交通技术研究院有限公司 Synchronization pulse acquisition methods, navigation data synchronization processing method and system
CN108702206A (en) * 2016-05-12 2018-10-23 Oppo广东移动通信有限公司 Synchronous method, terminal and the network equipment
CN110324889A (en) * 2018-03-30 2019-10-11 华为技术有限公司 Clock synchronizing method, communication device and communication equipment
WO2020043181A1 (en) * 2018-08-31 2020-03-05 中兴通讯股份有限公司 Clock synchronization method and apparatus, system, storage medium, and electronic device
CN111007537A (en) * 2019-10-21 2020-04-14 桂林电子科技大学 Time synchronization system and method of satellite signal simulator and satellite signal simulator
CN111130510A (en) * 2019-12-13 2020-05-08 泰斗微电子科技有限公司 Method and device for outputting pulse per second signal

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107204928A (en) * 2016-03-18 2017-09-26 华为技术有限公司 The method of the synchronous topology of refresh clock, the method and apparatus for determining clock synchronous path
CN108702206A (en) * 2016-05-12 2018-10-23 Oppo广东移动通信有限公司 Synchronous method, terminal and the network equipment
CN106059698A (en) * 2016-06-03 2016-10-26 中国南方电网有限责任公司 Time synchronization method and device based on TD-LTE wireless time service
CN107655475A (en) * 2017-11-03 2018-02-02 河南思维轨道交通技术研究院有限公司 Synchronization pulse acquisition methods, navigation data synchronization processing method and system
CN110324889A (en) * 2018-03-30 2019-10-11 华为技术有限公司 Clock synchronizing method, communication device and communication equipment
WO2020043181A1 (en) * 2018-08-31 2020-03-05 中兴通讯股份有限公司 Clock synchronization method and apparatus, system, storage medium, and electronic device
CN111007537A (en) * 2019-10-21 2020-04-14 桂林电子科技大学 Time synchronization system and method of satellite signal simulator and satellite signal simulator
CN111130510A (en) * 2019-12-13 2020-05-08 泰斗微电子科技有限公司 Method and device for outputting pulse per second signal

Also Published As

Publication number Publication date
CN113015236A (en) 2021-06-22

Similar Documents

Publication Publication Date Title
US20200127752A1 (en) Time synchronization device and time synchronization method
KR20160068835A (en) Global time synchronization server for wireless devices
CN102036361B (en) Processing method, device and system for clock source selection
CN108023723B (en) Method for frequency synchronization and slave clock
CN109996325B (en) Clock synchronization system and method of wireless sensor network
EP3846379A1 (en) Clock synchronization method and apparatus, system, storage medium, and electronic device
CN111385051B (en) Clock synchronization method, device and storage medium
CN113015236B (en) Bottom-up clock synchronization method and device
CN103580848A (en) Reference clock calibration
US20190072913A1 (en) Communication device, communication method, communication system, electronic watch, and program
US20210160802A1 (en) Avoiding contention between synchronization packets and in-phase and quadrature (iq) packets communicated over fronthaul of a radio access network
CN113711158A (en) Time synchronization system, master control device, slave device, and program
WO2019119213A1 (en) Method for synchronizing network device and network device
CN105960820A (en) Synchronization device and method
CN114285514B (en) Clock synchronization method and device
JP2009194778A (en) Frequency correcting method and apparatus
CN113015235B (en) Bottom-up clock synchronization device and system
Hasan et al. A study on consumer grade GNSS receiver for time synchronization in VANET
CN115243360B (en) Method and device for acquiring relative GPS offset of wireless frame head and electronic equipment
CN114449641B (en) Clock synchronization method and device, main control board and environment board
CN114124273B (en) Time acquisition method, related device and equipment and computer readable storage medium
JPH1098763A (en) Method and circuit for synchronizing pilot signal between base stations
WO2023010371A1 (en) Time synchronization techniques
CN115347971A (en) Multiphase time synchronization method, system, device and terminal equipment
CN116249194A (en) Distributed synchronization method and device of electric power Internet of things and wireless node

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant