CN112702111A - High-speed transceiver redundancy backup system - Google Patents
High-speed transceiver redundancy backup system Download PDFInfo
- Publication number
- CN112702111A CN112702111A CN202011539461.8A CN202011539461A CN112702111A CN 112702111 A CN112702111 A CN 112702111A CN 202011539461 A CN202011539461 A CN 202011539461A CN 112702111 A CN112702111 A CN 112702111A
- Authority
- CN
- China
- Prior art keywords
- data
- module
- user
- redundancy backup
- sending
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/03—Arrangements for fault recovery
- H04B10/038—Arrangements for fault recovery using bypasses
Landscapes
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
Abstract
The application discloses high-speed transceiver redundancy backup system includes: the system comprises a user data sending module, a multi-path redundancy backup module and a data selection module; the user data sending module is used for collecting user data and sending the collected user data to the redundancy backup module; the redundancy backup module is used for carrying out data encapsulation on the received user data, receiving and transmitting the data at a high speed, decapsulating the data and judging the validity of the data; the data selection module is used for selecting one path of data after data validity judgment from the data output by the multi-path redundancy backup module to receive. The method and the device reduce the hardware cost of redundant backup of the optical communication equipment and improve the reliability and stability of the communication equipment.
Description
Technical Field
The application relates to the technical field of transmitter design, in particular to a high-speed transceiver redundancy backup system.
Background
As a Programmable device, an FPGA (Field-Programmable gate array) is used to overcome the disadvantages of an asic and the limited number of logic gates of the Programmable device. The FPGA integrates a large number of original logic resources such as flip-flops, look-up tables LUT, and wiring, and provides configurable I/O ports and hard IPs (GTx, blockaram, PLL, universal interface, etc.), and is encoded by using a Hardware Description Language (HDL), and each logic works in parallel to implement a specified function.
The high-speed transceiver gtx (Gigabit transceiver) is a high-speed serial interface developed by Xilinx for FPGA for Gigabit applications. The receiving and transmitting directions are both composed of a PCS (physical coding sublayer) and a PMA (physical medium access layer), wherein the PCS provides rich physical coding layer characteristics, such as 8b/10b coding and the like; the PMA section is an analog circuit providing high performance serial interface characteristics such as CDR (clock data recovery). The functions of the receiving-end CDR are as follows: since GTx transmission does not have a channel associated clock, clock recovery and data recovery must be done on its own at the receiving end. First, external data passes through an equalizer, data from the equalizer enters a clock data recovery circuit, a GTx uses a phase rotating CDR structure, data from a DFE (feedback equalization algorithm) is captured by an edge sampler and a data sampler, respectively, and then a CDR state machine determines the phase of the data stream and feedback controls a Phase Interpolator (PI) based on both, the edge sampler locking to the transport domain of the data stream when the position of the data sampler is in the center of the eye. The CPLL (Channel PLL) or QPLL (QuadPLL, single-group phase-locked loop) provides a basic clock for the phase interpolator, so that the CDR state machine can well control the phase.
However, the design of the high-speed transceiver in the current FPGA does not fully consider the safety problem of data transmission in the communication device, or the multi-path redundancy backup can be realized by adding the optical transceiver device, so that the hardware cost of the redundancy backup of the optical communication device is increased.
Disclosure of Invention
The application provides a high-speed transceiver redundancy backup system, which reduces the hardware cost of redundancy backup of optical communication equipment and improves the reliability and stability of the communication equipment.
In view of the above, the present application provides a high-speed transceiver redundancy backup system, comprising:
the system comprises a user data sending module, a multi-path redundancy backup module and a data selection module;
the user data sending module is used for collecting user data and sending the collected user data to the redundancy backup module;
the redundancy backup module is used for carrying out data encapsulation on the received user data, receiving and transmitting the data at a high speed, decapsulating the data and judging the validity of the data;
and the data selection module is used for selecting one path of data subjected to data validity judgment from the multiple paths of data output by the redundancy backup module to receive.
Optionally, the method further includes:
and the user data receiving module is used for receiving the data output by the data selection module and carrying out control, calculation or sending the data to the outside of the system according to the data.
Optionally, the redundant backup module includes: the device comprises a data encapsulation module, a high-speed transceiver module, a data validity judgment module and a data decapsulation module;
the data encapsulation module is used for encapsulating the user data and sending the encapsulated user data to the high-speed transceiver module;
the high-speed transceiver module is used for receiving the packaged user data; encoding the encapsulated user data; transmitting the encoded user data at a high speed; receiving data at high speed; decoding the received data, and sending the decoded data to the data validity judging module and the data decapsulation module;
the data validity judging module is used for judging the validity of the received decoded data and sending valid/invalid marks to the data selecting module;
the data decapsulation module is used for decapsulating the received decoded data and sending the decapsulated data to the data selection module.
Optionally, the data encapsulation module is specifically configured to:
converting the user clock of the user data into a clock synchronous with the user sending clock of the high-speed transceiver module, and inserting a synchronous control symbol into the user data every N clock cycles of the user sending clock, so that a receiving end of the high-speed transceiver identifies the boundary of a data character by identifying the synchronous control symbol; and then sending the packaged user data to the high-speed transceiver module.
Optionally, the high-speed transceiver module is specifically configured to receive the packaged user data, where the user data is first parallel data; converting the first parallel data into first serial data; encoding the first serial data; transmitting the first serial data at high speed; receiving second serial data at high speed; decoding the received second serial data; converting the decoded second serial data into second parallel data; and sending the second parallel data to the data validity judging module and the data decapsulating module.
Optionally, the data validity judging module is specifically configured to:
counting clock cycles of a user receiving clock of the received data by adopting a counter, checking a synchronous control symbol in the received data, and if the synchronous control symbol is received at a plurality of continuous time intervals, indicating that the received data is valid; if the synchronous control symbol can not be received in a plurality of time intervals, the received data is invalid; the time interval is N clock cycles; and sending the valid/invalid flag to the data selection module.
Optionally, the data decapsulation module is specifically configured to:
converting a user receiving clock of the data received from the high-speed transceiver module into a user clock, and removing invalid data and a synchronization control symbol in the data;
and sending the data with invalid data and the synchronization control symbol removed to the data selection module.
Optionally, the data selection module is specifically configured to set one of the redundant backup modules as a main module, and the remaining redundant backup modules as standby modules, and perform digital identification on the standby modules;
when the valid mark sent by the main module is received, selecting to receive the data sent by the main module;
when the received effective mark is not available, selecting one path of data of the standby module according to the digital mark for receiving;
and when only receiving the effective marks sent by the plurality of standby modules, selecting one path of data of the standby module for receiving according to the digital mark.
Optionally, the packaged user data is encoded, specifically, 8-bit and 10-bit encoding is selected.
Optionally, the number of the paths of the redundant backup module is specifically 2.
According to the technical scheme, the method has the following advantages:
the application provides a high-speed transceiver redundancy backup system, which comprises a user data sending module, a multi-path redundancy backup module and a data selection module; the user data sending module is used for collecting user data and sending the collected user data to the redundancy backup module; the redundancy backup module is used for carrying out data encapsulation on the received user data, receiving and transmitting the data at a high speed, decapsulating the data and judging the validity of the data; the data selection module is used for selecting one path of data after data validity judgment from the data output by the multi-path redundancy backup module to receive.
The multi-path redundancy backup module is used for carrying out data encapsulation on received user data, receiving and sending data at a high speed, unpacking the data and judging the data validity, and selecting one path of data after data validity judgment to receive, so that the multi-path redundancy backup of optical path signals is realized on the premise of not increasing optical transceiver equipment. The hardware cost of redundant backup of the optical communication equipment can be reduced, and the reliability and the stability of the communication equipment are improved.
Drawings
FIG. 1 is a system architecture diagram of one embodiment of a high speed transceiver redundancy backup system according to the present application;
FIG. 2 is a system architecture diagram of another embodiment of a high speed transceiver redundancy backup system according to the present application;
fig. 3 is a schematic flow chart illustrating the determination of data validity in the embodiment of the present application.
Detailed Description
In order to make the technical solutions of the present application better understood, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Fig. 1 is a system architecture diagram of a high-speed transceiver redundancy backup system according to an embodiment of the present application, as shown in fig. 1, where fig. 1 includes:
a user data sending module 101, a multi-path redundancy backup module 102 and a data selection module 103;
the user data sending module 101 is used for collecting user data and sending the collected user data to the redundancy backup module;
it should be noted that the user data sending module 101 is configured to collect user data and send the collected user data to the multiple redundant backup modules; the collected user data includes user video data, user control signals and the like.
The redundant backup module 102 is used for performing data encapsulation on received user data, receiving and transmitting data at a high speed, decapsulating the data and judging the validity of the data;
it should be noted that the redundancy backup module 102 is configured to perform data encapsulation on the user data received from the user data sending module 101, send the encapsulated user data at a high speed, receive externally-transmitted data, decapsulate the transmitted data, and determine data validity.
The data selection module 103 is configured to select one path of data after data validity determination from the data output by the multi-path redundancy backup module 102 for receiving.
It should be noted that the data selection module 103 is configured to select one path of data subjected to data validity determination from the data output by the multi-path redundancy backup module 102 for receiving. Specifically, one path of valid data may be selected for reception, and if there is no valid data, one path of valid data may be selected for reception according to a preset selection rule.
The multi-path redundancy backup module is used for carrying out data encapsulation on received user data, receiving and sending data at a high speed, unpacking the data and judging the data validity, and selecting one path of data after data validity judgment to receive, so that the multi-path redundancy backup of optical path signals is realized on the premise of not increasing optical transceiver equipment. The hardware cost of redundant backup of the optical communication equipment can be reduced, and the reliability and the stability of the communication equipment are improved.
The present application further provides another embodiment of a high-speed transceiver redundancy backup system, as shown in fig. 2, where fig. 2 further includes:
and the user data receiving module 104 is used for receiving the data output by the data selecting module, and performing control, operation or sending to the outside of the system according to the data.
The user data receiving module 104 is configured to receive the data output by the data selecting module 103, and perform control, calculation or send the data to the outside of the system according to the data. Specifically, the received data includes low-speed data such as video data or control data.
The redundant backup module 102 includes: a data encapsulation module 1021, a high-speed transceiver module 1022, a data validity determination module 1023 and a data decapsulation module 1024;
the data encapsulation module 1021 is used for encapsulating the user data and sending the encapsulated user data to the high-speed transceiver module;
it should be noted that the present application may include a plurality of redundant backup modules 102, and each redundant backup module 102 corresponds to one data encapsulation module 1021. The data encapsulation module 1021 may receive user data from the user data transmission module 101, encapsulate the user data, and transmit the encapsulated user data to the high-speed transceiver module 1022.
Specifically, the data encapsulation module 1021 is specifically configured to: converting a user clock of the user data into a clock synchronized with a user transmission clock (txuscrclk 2, a user side transmission clock provided by an IP core interface) of the high-speed transceiver module, and inserting a synchronization control symbol (comma code, called K code, for identifying a boundary of a data character at a receiving end of the high-speed transceiver module) into the user data every N clock cycles of the user transmission clock, so that the receiving end of the high-speed transceiver module identifies the boundary of the data character by identifying the synchronization control symbol; the encapsulated user data is then sent to the high speed transceiver module 1022. Wherein the value of N is generally chosen to be too small or too large: n is too small, which causes waste of data resources; too large N will make the detection period too long and the data judgment cannot be made in time. In the application, N is more than or equal to 255 and less than or equal to 65535, and N is an integer.
The high-speed transceiver module 1022 is used for receiving the packaged user data; encoding the encapsulated user data; transmitting the encoded user data at high speed; receiving data at high speed; decoding the received data, and sending the decoded data to the data validity judgment module 1023 and the data decapsulation module 1024;
it should be noted that the high-speed transceiver module 1022 is configured to receive the encapsulated user data; the user data is first parallel data; converting the first parallel data into first serial data; encoding the first serial data; transmitting the first serial data at high speed; receiving second serial data at high speed; decoding the received second serial data; converting the decoded second serial data into second parallel data; and sending the second parallel data to the data validity judging module 1023 and the data decapsulating module 1024.
Specifically, the high-speed transceiver module 1022 may convert the packaged parallel user data into serial user data; encoding serial user data, wherein the adopted encoding mode can be 10-bit encoding or 8-bit encoding, the Line Rate (Line Rate) can be set to be 1.25Gbps or more than 1.25Gbps, the comma value can select K28.5, and other specific settings can be determined according to actual needs and by referring to a user manual of an FPGA device; the coded user data is subjected to high-speed serial signal transmission, and simultaneously, the data transmitted from the outside can be received by the high-speed serial signal; decoding the incoming data, wherein the adopted decoding mode can be 10-bit encoding or 8-bit decoding; converting the decoded serial data into parallel data, and sending the converted low-speed parallel data to the validity judgment module 1023 and the data decapsulation module 1024; the high-speed transceiver module 1022 may perform high-speed transmission on the received low-speed data, or convert the received high-speed data into low-speed data and transmit the low-speed data to the validity determination module 1023 and the data decapsulation module 1024.
The data validity judging module 1023 is used for judging the validity of the received decoded data and sending a valid/invalid flag to the data selecting module 103;
it should be noted that the Data validity judging module 1023 may be configured to judge the validity of the received decoded Data, and send a valid/invalid flag (Data _ valid) to the Data selecting module. Specifically, a counter may be used to count clock cycles of a user receiving clock (RXUSRCLK2, a user side receiving clock provided by an IP core interface) of the received data, check a synchronization control symbol in the received data, and indicate that the received data is valid if the synchronization control symbol is received at a plurality of consecutive time intervals; if the synchronous control symbol can not be received in a plurality of time intervals, the received data is invalid; the time interval is N clock cycles; the valid/invalid flag is sent to the data selection module 103, so that the data selection module 103 can select a path of data to receive according to the received plurality of valid/invalid flags.
In a specific implementation manner, if the number of the paths of the redundant backup module is specifically 2, when 2K codes with an interval of N clock cycles are continuously received, it is indicated that the data is valid, and the signal reception of the path is normal; if the K code is not detected, or the 2 nd K code is not received after N periods of time after one K code is detected, the data is invalid, and the signal of the path is received abnormally (the data is not received or error is generated). The method is real-time detection, namely the effective state of a plurality of paths of signals can be rapidly indicated according to the effective/ineffective marks detected in real time, and a specific flow schematic diagram for judging the data effectiveness is shown in fig. 3.
The data decapsulation module 1024 is configured to decapsulate the received decoded data, and send the decapsulated data to the data selection module.
It should be noted that the data decapsulating module 1024 may be configured to decapsulate the received decoded data, and send the decapsulated data to the data selecting module. Specifically, the data decapsulation module 1024 is specifically configured to convert a user reception clock (RXUSRCLK2) of the data received from the high-speed transceiver module 1023 into a user clock, and remove invalid data and a synchronization control symbol (K code) in the data; the data from which the invalid data and the synchronization control symbol are removed is sent to the data selection module 103.
The data selection module 103 is specifically configured to set one of the redundant backup modules 102 as a main module, and the remaining redundant backup modules 102 as standby modules, and perform digital identification on the standby modules; when receiving the effective mark sent by the main module, selecting to receive the data sent by the main module; when the received valid mark is not available, selecting one path of data of the standby module according to the digital mark for receiving; and when only the effective marks sent by the multiple spare modules are received, selecting the data of one spare module for receiving according to the digital marks. Wherein the numerical identifier may set priority 1,2 … m, and the data selection module 103 may select the data of the standby module with higher priority for reception according to the priority.
In a specific embodiment, as shown in fig. 2, the number of the paths of the redundant backup module 102 is specifically 2, and the present application may set the redundant backup module LANE1 and LANE1 as the primary modules and the redundant backup module LANE1 as the backup module with the highest priority. When LANE1 outputs a valid flag, it indicates that the data reception of LANE1 is normal, and the data of LANE1 is selected to be provided to the user data receiving module 104, otherwise, the data of LANE 2 is selected to be provided to the user data receiving module 104. The two signal signs have three states in total: 1. when the LANE1 and LANE 2 output valid marks at the same time, LANE1 data is selected; 2. when both LANE1 and LANE 2 output invalid flags, LANE 2 data is selected; 3. when only 1 of LANE1 and LANE 2 outputs the valid flag, the output data of the valid LANE is selected.
The multi-path redundancy backup module is used for carrying out data encapsulation on received user data, receiving and sending data at a high speed, unpacking the data and judging the data validity, and selecting one path of data after data validity judgment to receive, so that the multi-path redundancy backup of optical path signals is realized on the premise of not increasing optical transceiver equipment. Automatic switching of valid data is achieved by arranging a plurality of redundant backup modules 102 as primary and backup modules. The hardware cost of redundant backup of the optical communication equipment can be reduced, and the reliability and the stability of the communication equipment are improved.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
The terms "first," "second," "third," "fourth," and the like in the description of the present application and in the above-described drawings are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used is interchangeable under appropriate circumstances such that the embodiments of the application described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
It should be understood that in the present application, "at least one" means one or more, "a plurality" means two or more. "and/or" for describing an association relationship of associated objects, indicating that there may be three relationships, e.g., "a and/or B" may indicate: only A, only B and both A and B are present, wherein A and B may be singular or plural. The character "/" generally indicates that the former and latter associated objects are in an "or" relationship. "at least one of the following" or similar expressions refer to any combination of these items, including any combination of single item(s) or plural items. For example, at least one (one) of a, b, or c, may represent: a, b, c, "a and b", "a and c", "b and c", or "a and b and c", wherein a, b, c may be single or plural.
In the several embodiments provided in the present application, it should be understood that the disclosed system may be implemented in other ways. For example, the system embodiments described above are merely illustrative, and for example, the division of the modules is merely a logical division, and in actual implementation, there may be other divisions, for example, multiple modules may be combined or may be integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
In addition, functional modules in the embodiments of the present application may be integrated into one processing unit, or each module may exist alone physically, or two or more modules are integrated into one module. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The above embodiments are only used for illustrating the technical solutions of the present application, and not for limiting the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions in the embodiments of the present application.
Claims (10)
1. A high-speed transceiver redundancy backup system, comprising: the system comprises a user data sending module, a multi-path redundancy backup module and a data selection module;
the user data sending module is used for collecting user data and sending the collected user data to the redundancy backup module;
the redundancy backup module is used for carrying out data encapsulation on the received user data, receiving and transmitting the data at a high speed, decapsulating the data and judging the validity of the data;
and the data selection module is used for selecting one path of data subjected to data validity judgment from the multiple paths of data output by the redundancy backup module to receive.
2. The high-speed transceiver redundancy backup system of claim 1, further comprising:
and the user data receiving module is used for receiving the data output by the data selection module and carrying out control, calculation or sending the data to the outside of the system according to the data.
3. The high-speed transceiver redundancy backup system of claim 1, wherein the redundancy backup module comprises: the device comprises a data encapsulation module, a high-speed transceiver module, a data validity judgment module and a data decapsulation module;
the data encapsulation module is used for encapsulating the user data and sending the encapsulated user data to the high-speed transceiver module;
the high-speed transceiver module is used for receiving the packaged user data; encoding the encapsulated user data; transmitting the encoded user data at a high speed; receiving data at high speed; decoding the received data, and sending the decoded data to the data validity judging module and the data decapsulation module;
the data validity judging module is used for judging the validity of the received decoded data and sending valid/invalid marks to the data selecting module;
the data decapsulation module is used for decapsulating the received decoded data and sending the decapsulated data to the data selection module.
4. The high-speed transceiver redundancy backup system of claim 3, wherein the data encapsulation module is specifically configured to:
converting the user clock of the user data into a clock synchronous with the user sending clock of the high-speed transceiver module, and inserting a synchronous control symbol into the user data every N clock cycles of the user sending clock, so that a receiving end of the high-speed transceiver module identifies the boundary of a data character by identifying the synchronous control symbol; and then sending the packaged user data to the high-speed transceiver module.
5. The high-speed transceiver redundancy backup system of claim 3, wherein the high-speed transceiver module is specifically configured to receive the encapsulated user data, the user data being first parallel data; converting the first parallel data into first serial data; encoding the first serial data; transmitting the first serial data at high speed; receiving second serial data at high speed; decoding the received second serial data; converting the decoded second serial data into second parallel data; and sending the second parallel data to the data validity judging module and the data decapsulating module.
6. The high-speed transceiver redundancy backup system of claim 4, wherein the data validity determination module is specifically configured to:
counting clock cycles of a user receiving clock of the received data by adopting a counter, checking a synchronous control symbol in the received data, and if the synchronous control symbol is received at a plurality of continuous time intervals, indicating that the received data is valid; if the synchronous control symbol can not be received in a plurality of time intervals, the received data is invalid; the time interval is N clock cycles; and sending the valid/invalid flag to the data selection module.
7. The high-speed transceiver redundancy backup system of claim 3, wherein the data decapsulation module is specifically configured to:
converting a user receiving clock of the data received from the high-speed transceiver module into a user clock, and removing invalid data and a synchronization control symbol in the data;
and sending the data with invalid data and the synchronization control symbol removed to the data selection module.
8. The high-speed transceiver redundancy backup system according to claim 3, wherein the data selection module is specifically configured to set one of the redundancy backup modules as a main module, and the remaining redundancy backup modules as backup modules, and perform digital identification on the backup modules;
when the valid mark sent by the main module is received, selecting to receive the data sent by the main module;
when the received effective mark is not available, selecting one path of data of the standby module according to the digital mark for receiving;
and when only receiving the effective marks sent by the plurality of standby modules, selecting one path of data of the standby module for receiving according to the digital mark.
9. The high-speed transceiver redundancy backup system according to claim 3, wherein said encoding of said encapsulated user data is selected from 8-bit and 10-bit encoding.
10. The high-speed transceiver redundancy backup system according to claim 1, wherein the number of ways of the redundancy backup module is specifically 2 ways.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011539461.8A CN112702111A (en) | 2020-12-23 | 2020-12-23 | High-speed transceiver redundancy backup system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011539461.8A CN112702111A (en) | 2020-12-23 | 2020-12-23 | High-speed transceiver redundancy backup system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112702111A true CN112702111A (en) | 2021-04-23 |
Family
ID=75509398
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011539461.8A Pending CN112702111A (en) | 2020-12-23 | 2020-12-23 | High-speed transceiver redundancy backup system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112702111A (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1494003A (en) * | 2002-10-30 | 2004-05-05 | 华为技术有限公司 | Device and method for realizing interface conversion |
| US20080124073A1 (en) * | 2006-11-29 | 2008-05-29 | Fujitsu Network Communications, Inc. | Method and System for Providing Ethernet Protection |
| CN202141905U (en) * | 2011-06-28 | 2012-02-08 | 北京荣信慧科科技有限公司 | Control system redundancy switching device based on high speed serial communication |
| CN102684782A (en) * | 2012-05-08 | 2012-09-19 | 成都瑞凌科信息技术有限公司 | Protection device of Ethernet passive optical network (EPON) system and data redundancy backup method and monitoring method |
| CN103716118A (en) * | 2012-09-28 | 2014-04-09 | 京信通信系统（中国）有限公司 | Self-adaption multi-rate data transmitting and receiving method and device |
| CN208508938U (en) * | 2018-08-08 | 2019-02-15 | 北京威泰嘉业科技有限公司 | A kind of active redundancy(-ce) optical network backup system of embedded management function of attending a banquet |
| CN110784263A (en) * | 2019-11-05 | 2020-02-11 | 中航华东光电（上海）有限公司 | Optical fiber transmission device with redundancy function based on FPGA |
-
2020
- 2020-12-23 CN CN202011539461.8A patent/CN112702111A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1494003A (en) * | 2002-10-30 | 2004-05-05 | 华为技术有限公司 | Device and method for realizing interface conversion |
| US20080124073A1 (en) * | 2006-11-29 | 2008-05-29 | Fujitsu Network Communications, Inc. | Method and System for Providing Ethernet Protection |
| CN202141905U (en) * | 2011-06-28 | 2012-02-08 | 北京荣信慧科科技有限公司 | Control system redundancy switching device based on high speed serial communication |
| CN102684782A (en) * | 2012-05-08 | 2012-09-19 | 成都瑞凌科信息技术有限公司 | Protection device of Ethernet passive optical network (EPON) system and data redundancy backup method and monitoring method |
| CN103716118A (en) * | 2012-09-28 | 2014-04-09 | 京信通信系统（中国）有限公司 | Self-adaption multi-rate data transmitting and receiving method and device |
| CN208508938U (en) * | 2018-08-08 | 2019-02-15 | 北京威泰嘉业科技有限公司 | A kind of active redundancy(-ce) optical network backup system of embedded management function of attending a banquet |
| CN110784263A (en) * | 2019-11-05 | 2020-02-11 | 中航华东光电（上海）有限公司 | Optical fiber transmission device with redundancy function based on FPGA |
Non-Patent Citations (1)
| Title |
|---|
| 宓宵凌等: "基于FPGA的控制系统高速总线的设计与实现", 《浙江大学学报（工学版）》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10805129B2 (en) | Clock-embedded vector signaling codes | |
| US5854840A (en) | Data transmission protocol method and apparatus | |
| US7555700B2 (en) | Data repeating device and data communications system with adaptive error correction | |
| US8990653B2 (en) | Apparatus and method for transmitting and recovering encoded data streams across multiple physical medium attachments | |
| US7472318B2 (en) | System and method for determining on-chip bit error rate (BER) in a communication system | |
| US7949782B2 (en) | Extended link monitoring channel for 10 Gb/s Ethernet | |
| US8838822B2 (en) | Media converter and a system for mutually converting a packet-based data stream into a serial data stream | |
| JP6867473B2 (en) | Methods and equipment for sending services, methods and equipment for receiving services, and network systems. | |
| CN108259127B (en) | PCIE dual-redundancy ten-gigabit network IP core | |
| US20070263533A1 (en) | Apparatus and method for transmitting and recovering multi-lane encoded data streams using a reduced number of lanes | |
| CA2322908A1 (en) | Semi transparent tributary for synchronous transmission | |
| US20140258772A1 (en) | Utilizing backward defect indications in y-cable protection switching | |
| US20150381316A1 (en) | Integrated physical coding sublayer and forward error correction in networking applications | |
| WO2017012517A1 (en) | Hybrid physical coding sub-layer and method for transmitting and receiving data, and storage medium | |
| CN108322483B (en) | Realization method of receiving end circuit based on JESD204B protocol | |
| CN101449507B (en) | Clock recovering device and method for clock recovery | |
| CN106209292B (en) | Method and device for realizing SDH optical interface of STM-1 by utilizing oversampling method | |
| CN110825683B (en) | Data acquisition device and method for dynamically reconfigurable high-speed serial bus | |
| CN112702111A (en) | High-speed transceiver redundancy backup system | |
| CN106713149A (en) | Daughter card of router and wire clamp board | |
| CN112865886B (en) | Method for realizing FC communication rate detection based on FPGA | |
| CN101374145B (en) | Method and apparatus for adapting velocity | |
| US7190909B2 (en) | Generation and detection of optical maintenance signals in optical networks | |
| EP0476968A2 (en) | Clock recovery circuit | |
| EP1838054B1 (en) | Method of hitless radio protection switching over ethernet and a system for carrying out the method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20210423 |
|
| RJ01 | Rejection of invention patent application after publication |