CN112670329A - Display panel and electronic device - Google Patents
Display panel and electronic device Download PDFInfo
- Publication number
- CN112670329A CN112670329A CN202011545316.0A CN202011545316A CN112670329A CN 112670329 A CN112670329 A CN 112670329A CN 202011545316 A CN202011545316 A CN 202011545316A CN 112670329 A CN112670329 A CN 112670329A
- Authority
- CN
- China
- Prior art keywords
- layer
- display panel
- pixel
- array substrate
- edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 68
- 239000004020 conductor Substances 0.000 claims description 57
- 229910052751 metal Inorganic materials 0.000 claims description 55
- 239000002184 metal Substances 0.000 claims description 55
- 239000010410 layer Substances 0.000 description 176
- 238000004519 manufacturing process Methods 0.000 description 14
- 238000000034 method Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 6
- 239000010409 thin film Substances 0.000 description 6
- 238000007639 printing Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 238000000465 moulding Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 239000012790 adhesive layer Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 2
- 230000000750 progressive effect Effects 0.000 description 2
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000003292 glue Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- SJCKRGFTWFGHGZ-UHFFFAOYSA-N magnesium silver Chemical compound [Mg].[Ag] SJCKRGFTWFGHGZ-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Landscapes
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The application discloses display panel and electronic equipment, this display panel includes: an array substrate; the pixel layer is positioned on the array substrate and is provided with a display sub-pixel; the shading structure and the pixel layer are positioned on the same side of the array substrate; the vertical projection of the display sub-pixels on the array substrate is positioned outside the vertical projection of the shading structure on the array substrate; the shading structure is provided with at least two hollowed-out areas, an arc area at least partially surrounding the hollowed-out areas and a connecting area connected with the arc area, the arc area is provided with an arc side edge far away from one side of the hollowed-out areas, and the connecting area is provided with a straight line side edge corresponding to two adjacent arc side edges; the straight line side edge is positioned on the external common tangent line of the corresponding two circular arc side edges. In the display panel, the straight line side edge of the shading structure is positioned on the outer common tangent line of the two circular arc side edges, so that the problem that the circular arc side edge and the straight line side edge have folded angles does not exist.
Description
Technical Field
The application relates to the technical field of electronic equipment, in particular to a display panel and electronic equipment.
Background
With the continuous development of science and technology, more and more electronic devices with display functions are widely applied to daily life and work of people, bring great convenience to the daily life and work of people, and become an indispensable important tool for people at present.
The main component of the electronic device that implements the display function is the display panel. In order to realize a high-quality image acquisition function, the electronic device needs to integrate a plurality of cameras. In order to reduce frame district width, generally set up shading structure in display panel's display area to set up the fretwork district with the camera one-to-one in shading structure, the fretwork district can the printing opacity, so that set up the camera in fretwork district and can gather the ambient light.
In the display panel of the existing electronic equipment, when a plurality of cameras need to be integrated, the position where the edge of the shading structure is connected with the bent side edge of a circular arc and the bent side wall of a straight line is arranged.
Disclosure of Invention
In view of the above, the present application provides a display panel and an electronic device, and the scheme is as follows:
a display panel, the display panel comprising:
an array substrate;
the pixel layer is positioned on the array substrate and provided with display sub-pixels;
the light shielding structure and the pixel layer are positioned on the same side of the array substrate;
wherein, the vertical projection of the display sub-pixel on the array substrate is positioned outside the vertical projection of the light shielding structure on the array substrate; the shading structure is provided with at least two hollowed-out areas, an arc area at least partially surrounding the hollowed-out areas and a connecting area connected with the arc area, the arc area is provided with an arc side edge far away from one side of the hollowed-out areas, and the connecting area is provided with a straight line side edge corresponding to two adjacent arc side edges; the straight line side edges are positioned on the outer common tangent lines of the corresponding two arc side edges.
According to the above description, the display panel is provided with the shading structure, the shading structure is provided with at least two hollowed-out areas, and the lower parts of the corresponding positions of the hollowed-out areas can be used for integrating the cameras, so that the display panel can integrate a plurality of cameras corresponding to the hollowed-out areas one by one. In the display panel, the straight line side edge of the shading structure is positioned on the outer common tangent line of the two circular arc side edges, so that the problem that the circular arc side edge and the straight line side edge have folded angles is solved.
The application also provides an electronic device, the electronic device comprises the display panel, and the display panel can integrate a plurality of cameras corresponding to the hollow areas one to one. In the display panel, the straight line side edge of the shading structure is positioned on the outer common tangent line of the two circular arc side edges, so that the problem that the circular arc side edge and the straight line side edge have folded angles is solved.
Drawings
In order to more clearly illustrate the embodiments of the present application or technical solutions in related arts, the drawings used in the description of the embodiments or prior arts will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
The structures, proportions, and dimensions shown in the drawings and described in the specification are for illustrative purposes only and are not intended to limit the scope of the present disclosure, which is defined by the claims, but rather by the claims, it is understood that these drawings and their equivalents are merely illustrative and not intended to limit the scope of the present disclosure.
Fig. 1 is a top view of a display panel according to an embodiment of the present disclosure;
FIG. 2 is a sectional view taken along line A-A' of FIG. 1;
fig. 3 is a cross-sectional view of a display panel according to an embodiment of the present application, in accordance with the embodiment;
fig. 4 is a top view of another display panel provided in the embodiments of the present application;
FIG. 5 is a sectional view taken along line A-A of FIG. 4;
fig. 6 is a top view of another display panel provided in the embodiments of the present application, in accordance with the embodiments described above;
fig. 7 is a top view of another display panel provided in the embodiments of the present application, in accordance with the embodiments described above;
fig. 8 is a top view of another display panel provided in the embodiments of the present application;
FIG. 9 is a cross-sectional view of the display panel shown in FIG. 8 along the direction B-B';
FIG. 10 is a cross-sectional view of another display panel shown in FIG. 8 along the direction B-B';
FIG. 11 is a cross-sectional view of the display panel shown in FIG. 8 along the direction B-B';
fig. 12 is a top view of another display panel provided in the embodiments of the present application;
FIG. 13 is a cross-sectional view of the display panel shown in FIG. 12 along the A-A' direction;
fig. 14 is a schematic view illustrating a display effect of a display panel according to an embodiment of the present disclosure;
fig. 15 is a schematic layout view of a hollow area in a display panel according to an embodiment of the present disclosure;
fig. 16 is a schematic layout view of a hollow area in another display panel according to an embodiment of the present disclosure;
fig. 17 is a schematic structural diagram of an electronic device according to an embodiment of the present application.
Detailed Description
Embodiments of the present application will now be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the application are shown, and in which it is to be understood that the embodiments described are merely illustrative of some, but not all, of the embodiments of the application. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In order to make the aforementioned objects, features and advantages of the present application more comprehensible, the present application is described in further detail with reference to the accompanying drawings and the detailed description.
As shown in fig. 1 and fig. 2, fig. 1 is a top view of a display panel provided in an embodiment of the present application, and fig. 2 is a cross-sectional view of fig. 1 in a direction a-a', the display panel includes
An array substrate 11;
a pixel layer 12 on the array substrate, the pixel layer having display sub-pixels (not shown in fig. 1 and 2);
a light shielding structure 13 located on the array substrate, wherein the light shielding structure 13 and the pixel layer 12 are located on the same side of the array substrate 11;
wherein, the vertical projection of the display sub-pixel on the array substrate 11 is located outside the vertical projection of the light shielding structure 13 on the array substrate 11; the light shielding structure 13 has at least two hollow-out areas 14, an arc area 15 at least partially surrounding the hollow-out areas 14, and a connecting area 16 connecting the arc area 15, the arc area 15 has an arc side 151 far away from one side of the hollow-out areas, and the connecting area 16 has a straight side 161 corresponding to two adjacent arc sides 151; the straight side edge 161 is located on the outer common tangent line of the corresponding two circular arc side edges 151.
It should be noted that two hollow-out areas 14 are illustrated in fig. 1 and fig. 2 as an example, and it is obvious that the number of the hollow-out areas 14 in the light shielding structure 13 can be set to be any number based on the requirement, and is not limited to two shown in fig. 1 and fig. 2.
In this embodiment, the display panel may be an OLED panel, and the display sub-pixels are OLEDs and have an anode, an organic light emitting layer, and a cathode sequentially arranged in a first direction. All OLEDs have a common cathode. The cathode of the OLED is a high-light-transmission electrode, such as ITO (indium tin oxide), magnesium-silver alloy and the like; the anode of each OLED is a separate metal electrode.
The display panel is provided with shading structure 13, shading structure 13 has two at least fretwork areas 14, 14 corresponding position below in fretwork area can be used for integrated camera, make display panel can integrate a plurality of with the camera of 14 one-to-one in fretwork area. In the display panel, the straight side 161 of the light shielding structure 13 is located on the outer common tangent line of the two circular arc sides 151, and the problem that the circular arc sides 151 and the straight side 161 have folded angles does not exist.
As shown in fig. 3, fig. 3 is a cross-sectional view of a display panel according to an embodiment of the present disclosure, based on the foregoing embodiment, in the manner shown in fig. 3, a cover plate 17 is disposed on a side of the pixel layer 12 away from the array substrate 11, an ink layer 18 is disposed on a side of the cover plate 17 facing the array substrate 11, and the light shielding structure 13 includes the ink layer 18. The ink layer 18 is provided with the hollowed-out area 14. The cover plate 17 may be a glass plate. In this way, the light shielding structure 13 at least includes the ink layer 18, and the ink layer 18 with a required pattern can be formed by printing ink, so that the manufacturing process is simple. In this way, the ink layer 18 may be directly formed on the surface of the cover plate 17 facing the array substrate 11, and then the cover plate is bonded and fixed above the pixel layer 12 through the transparent adhesive layer. The transparent glue layer is not shown in fig. 3.
As shown in fig. 4 and 5, fig. 4 is a top view of another display panel provided in an embodiment of the present application, and fig. 5 is a cross-sectional view of fig. 4 in a direction a-a, based on the embodiment, in the manner shown in fig. 4 and 5, a conductor loop 19 corresponding to the hollow-out region 14 is disposed between the pixel layer 12 and the ink layer 18, the conductor loop 19 surrounds the corresponding hollow-out region 14, and the hollow-out region 14 is located in an inner diameter circular ring of the corresponding conductor loop 19. The inner diameter of the conductor loop 19 is larger than the diameter of the hollow area 14, and in other embodiments, the inner diameter of the conductor loop 19 may be equal to the diameter of the hollow area 14. One side of the cover plate 17 provided with the ink layer 18 is bonded and fixed above the pixel layer 12 through a transparent adhesive layer 20. The surface of the conductor layer on which the conductor ring 19 is located is covered with an insulating layer 114 as a protective layer. Generally, a molding layer (not shown in fig. 4 and 5) is provided on the surface of the pixel layer 12, the conductor ring 19 may be fabricated on a side of the molding layer away from the array substrate 11, and the cover plate 17 is bonded and fixed on the surface of the molding layer through the transparent adhesive layer 20. The conductor ring 19 is connected with the touch electrode, and is used for enabling the surrounding of the hollow area 14 to respond to touch operation.
As shown in fig. 4 and 5, the conductor ring 19 is located in the ink layer 18 in a vertical projection of the ink layer 18; the outer edge of the ink layer 18 is at least one of the circular arc side 151 and the straight side 161 of the light shielding structure. The ink layer 18 is used as the edge of the light shielding structure 13, so that the required circular arc side 151 and/or linear side 161 can be formed through the ink printing process, and the manufacturing process is simple.
In the embodiment shown in fig. 4 and 5, the vertical projection of the conductor ring 19 on the array substrate 11 is completely located within the vertical projection of the ink layer 18 on the array substrate 11. In another embodiment, the outer circumference of the conductor ring 19 may be overlapped with the arc side 151 as shown in fig. 4, and the outer circumference of the conductor ring 19 may be covered by the ink layer 18, the ink layer 18 may include the arc side 151, and the outer circumference of the conductor ring 19 and the arc side 151 may have a non-zero distance.
As shown in fig. 4, the outer edge of the ink layer 18 may be configured to include the circular arc side 151 and the straight line side 161 of the light shielding structure 13, and in this case, the light shielding structure 13 may be formed by only forming the ink layer 18, and the light shielding structure 13 may be directly formed by a simple ink printing process.
As shown in fig. 6, fig. 6 is a top view of another display panel provided in this embodiment of the present application, and based on the above embodiment, in the manner shown in fig. 6, the outer edge of the ink layer 18 is arranged to include a straight side 161 of the light shielding structure 13, and a part of the outer circumference of the conductor ring 19 is used as an arc side 151 of the light shielding structure 13. At this time, a part of the outer circumference of the conductor ring 19 exposes the ink layer 18. In this manner, the light shielding structure 13 is constituted by the conductor ring 19 and the ink layer 18.
As shown in fig. 7, fig. 7 is a top view of another display panel provided in this embodiment of the present application, based on the above embodiment, in the manner shown in fig. 7, in a direction perpendicular to the display panel, for the hollow-out area 14 adjacent to one of the circular arc side edges 151, an inner edge of the corresponding conductor ring 19 is completely covered by the ink layer 18, and a part of an outer edge of the corresponding conductor ring 19, which is not covered by the ink layer 18, is the circular arc side edge 151.
In the embodiment shown in fig. 7, the two conductor loops 19 corresponding to the two adjacent arc-shaped sides 151 are a first conductor loop 191 and a second conductor loop 192. A reflective layer 21 is provided between the first conductor ring 191 and the second conductor ring 192, and the reflective layer 21 is located between the cover plate and the array substrate.
The ink layer 18 has a first edge 181 parallel to a central connecting line 23 of the first conductor loop 191 and the second conductor loop 192, and the central connecting line 23 is concentric with the center of the two conductor loops. The first conductor loop 191 and the second conductor loop 192 have a first outer common tangent 22, and the first outer common tangent 22 is located on a side of the first edge 181 facing away from the central connection 23. The reflective layer 21 covers at least a part of the area between the first common tangent 22 and the first edge 181. In the manner shown in fig. 7, if the plurality of hollow-out areas 14 are located on the same straight line, two adjacent conductor loops have two external common tangents, and each external common tangent is provided with a reflective layer 21. The light shielding structure 13 includes the ink layer 18, and further includes: the reflective layer 21 and the conductor loop 19.
In the manner shown in fig. 7, the side of the reflective layer 21 away from the central connecting line 22 is a straight side 161 of the light shielding structure 13. The side of the reflective layer 21 facing the center connecting line 22 coincides with the adjacent first edge 181.
As shown in fig. 8, fig. 8 is a top view of another display panel provided in this embodiment of the present application, based on the above embodiment, in the manner shown in fig. 8, in a direction in which the first edge 181 points to the first outer common tangent 22, the reflective layer 21 has a first edge and a second edge that are opposite, the first edge is located on the first outer common tangent 22, and a perpendicular projection of the second edge on the ink layer 18 is located in the ink layer 18. The side of the reflective layer 21 facing the center connecting line 22 is covered by the ink layer 18, and the reflective layer 21 and the ink layer have an overlapped part, so that high-precision alignment is not needed.
As shown in fig. 9, fig. 9 is a cross-sectional view of the display panel shown in fig. 8 along a direction B-B', and based on the above embodiment, in the manner shown in fig. 9, the array substrate 11 includes: a transparent substrate 111; the transparent substrate 111 has a first metal layer 112 and a second metal layer 113 on a side facing the pixel layer 12, the first metal layer 112 and the second metal layer 113 are stacked and insulated in a direction perpendicular to the transparent substrate 111, the first metal layer 112 and the second metal layer 113 each include a signal line, and the first metal layer 112 or the second metal layer 113 includes the reflective layer 21. At least one insulating layer 114 is provided between adjacent metal layers, and between the metal layers and the pixel layer 12.
In the embodiment shown in fig. 9, the first metal layer 112 including the reflective layer 21 is described as an example, and in another embodiment, the second metal layer 113 including the reflective layer 21 may be provided. The reflecting layer 21 is directly manufactured by multiplexing the existing metal layer in the array substrate, the metal layer does not need to be added independently, the manufacturing process is simple, and the manufacturing cost is low.
In the manner shown in fig. 9, the first metal layer 112 is a source/drain metal layer, and the signal line includes: the data line is positioned on the source drain metal layer; the second metal layer 113 is a gate metal layer, and the signal line includes a scan line located in the gate metal layer. The reflecting layer 21 is made by multiplexing the source drain metal layer or the grid metal layer without adding a metal layer separately, so that the manufacturing process is simple and the manufacturing cost is low.
As shown in fig. 10, fig. 10 is a cross-sectional view of the display panel shown in fig. 8 along a direction B-B', and based on the above embodiment, in the manner shown in fig. 10, the array substrate 11 includes: a transparent substrate 111; a driving circuit 115 located on a side of the transparent substrate 111 facing the pixel layer 12; the pixel layer 12 includes a display sub-pixel 121, and the display sub-pixel 121 includes an OLED; the OLED has an anode 122; the display panel has a third metal layer comprising the anode 122 of the OLED and the reflective layer 21. The anode 122 of the OLED is connected to the driving circuit 115 through the via 24. The driving circuit 115 includes thin film transistors TFT, and the anode 122 of each OLED is connected to the drain or source of a corresponding one of the thin film transistors TFT through a via 24. Each of the anodes 122 has a surface provided with an independent organic light emitting layer 125, and the organic light emitting layers of all the display sub-pixels 121 have a common cathode 127.
In the present application, a thin film transistor TFT with a bottom gate structure is taken as an example for illustration, and in other embodiments, a thin film transistor TFT with a top gate structure may be used, and a gate structure of the thin film transistor TFT may be selected according to needs, which is not specifically limited in the embodiments of the present application.
The pixel layer 12 includes a pixel defining layer 124, the pixel defining layer 124 has pixel grooves corresponding to the OLEDs one by one, the pixel grooves leak the anodes 122 of the corresponding OLEDs, the organic light emitting layers 125 are located in the pixel grooves and contact the anodes 122, and the common cathode covers all the organic light emitting layers 125 of the OLEDs of the cathodes of the pixel electrodes 124. The cathode is not shown in fig. 10.
The method shown in fig. 10 is to reuse the anode metal layer of the OLED to manufacture the reflective layer 21, without separately adding a metal layer, and has simple manufacturing process and low manufacturing cost. The side of the pixel layer 12 facing the cover plate 17 is provided with a molding layer 25.
As shown in fig. 11, fig. 11 is a cross-sectional view of the display panel shown in fig. 8 along a direction B-B', and based on the above embodiment, in the manner shown in fig. 11, the pixel layer 12 includes a plurality of dummy sub-pixels 123, and a vertical projection of the dummy sub-pixels 123 on the array substrate 11 is located within a vertical projection of the light shielding structure 13 on the array substrate 11. The pixel layer 12 includes a pixel defining layer 124, the pixel defining layer 124 has pixel grooves corresponding to the display sub-pixels 121 one by one, and the anodes 122 are located at the bottoms of the corresponding pixel grooves; the dummy sub-pixel 123 includes a dummy anode 126 and a dummy organic light emitting layer 128 with the pixel defining layer 124 therebetween, and the dummy anode 127 and the dummy organic light emitting layer 128 are disposed between the pixel defining layer and the pixel defining layer; the third metal layer includes the dummy anode 126.
The dummy sub-pixel 123 is prepared in the same process step as the display sub-pixel 121, and has a dummy anode 126 prepared in the same layer as the anode 122 and a dummy organic light emitting layer 128 prepared in the same layer as the organic light emitting layer 125, wherein the cathode 127 covers the dummy organic light emitting layer 128, and the dummy anode 126 and the dummy organic light emitting layer 128 are isolated and insulated by the pixel defining layer 124. The pseudo organic light emitting layer 128 is completely covered by the ink layer 18, and in a direction perpendicular to the array substrate, the part of the reflective layer 21 exposed out of the ink layer 18 is not overlapped with the pseudo organic light emitting layer 128, so as to avoid the pseudo organic light emitting layer 128 from affecting the mirror reflection of the reflective layer 21.
The dummy sub-pixel 123 is covered by the shielding structure 13, and does not need to display an image and is not connected to a driving circuit. Since the pixel defining layer 124 is not provided with a pixel groove in a region corresponding to the dummy sub-pixel 123, the dummy organic light emitting layer 128 can be insulated and disconnected from the corresponding dummy anode 126 by the pixel defining layer 124.
In the method, the anode metal layer of the OLED is reused to prepare the reflection layer 21, the display sub-pixel 121 covered by the light shielding structure 13 is disconnected from the driving circuit to serve as the dummy sub-pixel 123, only the mask patterns of the pixel definition layer 124 and the anode metal layer corresponding to the position of the dummy sub-pixel 123 need to be changed, the structure of the panel film layer does not need to be added, and the manufacturing process is simple.
In order to increase the compatibility with the existing process flow without changing the layout of the via holes under the anode layer, the via holes (not shown in fig. 11) that are provided for the dummy sub-pixels 123 and connected to the driving circuit 115 are reserved for each dummy sub-pixel 123 corresponding to the pixel definition layer 124, and the pixel definition layer 124 is provided between the dummy sub-pixels 123 and the via holes 123 under. Since the OLED thickness is thin and the flatness needs to be adjusted by the planarization layer, the staggered arrangement of the dummy sub-pixel 123 and the display sub-pixel 121 does not affect the uniformity of the panel thickness.
The pixel layer 12 includes a plurality of dummy sub-pixels 123. The vertical projection of the dummy sub-pixel 123 on the array substrate 11 is located within the vertical projection of the light shielding structure 13 on the array substrate 11; the dummy sub-pixel 123 includes a dummy anode 126 of the same metal layer as the anode 122, the reflective layer 21 is integrally connected to the dummy anode 126, and the dummy anode 126 is insulated from the driving circuit 115. In the manner shown in fig. 11, the dummy sub-pixel 123 may be insulated from the driving circuit 115 by the pixel defining layer 124.
In other embodiments, the mask of the pixel defining layer 124 may not be changed, so that the corresponding dummy sub-pixel 123 also has a pixel recess, and the via hole 24 communicating with the driving circuit 115 is not disposed below the pixel recess corresponding to the dummy sub-pixel 123, that is, the insulating layer 114 is disposed between the dummy anode of the dummy sub-pixel 123 and the driving circuit 115, so as to realize the open circuit between the dummy sub-pixel 123 and the driving circuit 115.
The side of the pixel layer 12 facing the cover plate 17 is provided with a transparent conducting layer, and the transparent conducting layer is a common cathode of the display sub-pixels; the surface provided with the transparent conductive layer is provided with the reflecting layer. The light shielding structure 13 is located in the transparent conductive layer at a position of vertical projection of the plane of the transparent conductive layer. In this way, the common cathode can be reused as a substrate to form the reflective layer 21, the manufacturing process is simple, and the common cathode has a full-face electrode structure and is provided with the reflective layer 21 with a shape and a size enough for spatial layout.
It is also possible to provide that the touch layer 27 comprises the reflective layer 21, the reflective layer 21 having a gap with the ring of conductors 19. At this time, the touch layer 27 is reused to manufacture the reflective layer 21, the touch electrode 27 can manufacture the touch electrode 271 with a set metal pattern, and the metal patterning process has high precision and can accurately form the reflective layer 21 with a required size at a required position.
As shown in fig. 12 and 13, fig. 12 is a top view of another display panel provided in the present embodiment, and fig. 13 is a cross-sectional view of the display panel shown in fig. 12 along a-a', based on the above embodiment, in the manner shown in fig. 12 and 13, a touch layer 27 is disposed between the pixel layer 12 and the cover 17, where the touch layer 27 includes: a touch electrode 271 and the conductor loop 19. The conductor ring 19 is made through the touch layer 27 without separately adding a metal layer. The vertical projection of the touch electrode 271 on the array substrate 11 and the vertical projection of the conductor ring 19 on the array substrate 11 have a gap greater than 0, and the gap has a width X. To avoid light leakage and capacitance compensation effect during touch control, the width X is small, and the patterning process of the metal layer 27 can meet the requirement of the small width X.
The ink layer 18 has a circular arc outer edge surrounding the hollow area, and a vertical projection of the circular arc outer edge on the array substrate 11 is located in a vertical projection of the corresponding conductor ring 19 on the array substrate 11; the touch layer 27 has windows 272 corresponding to the hollow-out areas one by one, the windows 272 surround the corresponding hollow-out areas 14, and a gap is formed between the window 272 and the corresponding arc-shaped outer edge, and the width of the gap is Y. Since the ink layer 18 is formed after the touch layer 27 is formed, the width Y is large because the printing accuracy of the ink layer 18 is low
The circular arc outer edge has a gap with the outer circular ring edge of the conductor ring 19, and the gap has a width Z. On the premise of high screen ratio design, based on the precision of the current manufacturing process, it is necessary to have a gap with a width of X, Y, Z. The greater width Z results because the greater width Y, the lesser width X, and the greater width Z is approximately equal to Y-X.
The display panel is generally provided with a polarizer, which may be disposed on a side of the cover plate 17 facing the array substrate 11 or a side facing away from the array substrate 11. When the mirror reflection is under the polarizer, the color is darker, and the color is relatively less black when diffuse scattering.
As shown in fig. 14, fig. 14 is a schematic view of a display effect of a display panel according to an embodiment of the present application. As shown in fig. 12, 13 and 14, the conductive ring 19 is exposed at the upper and lower portions of the conductive ring 19 in fig. 12, and has a mirror reflection of the conductive ring 19, so that a darker display effect is formed, if the reflective layer 21 is not provided, the area corresponding to the reflective layer 21 is a normal display area, the touch electrodes 271 of the grid metal are sparse metal wires, so that the mirror reflection cannot be formed, and normal display is possible, and the area corresponding to the reflective layer 21 cannot have the same darker non-display effect, so that the non-display area shown in fig. 14 has a narrower area with a non-smooth connection in the middle. If the scheme of the embodiment of the application is adopted, the reflective layer is arranged, so that the middle of the non-display area can be in smooth transition, and the display effect as shown in the right diagram in fig. 14 is formed.
The above embodiment is described by taking only two hollow-out areas 14 as an example. It should be noted that the centers of all the hollow areas 14 may be located on the same straight line.
N hollow-out areas 14 can also be arranged, wherein N is a positive integer greater than 2, and a central connecting line of the hollow-out areas 14 forms an N-shaped polygon.
As shown in fig. 15, fig. 15 is a schematic layout view of a hollow-out area in a display panel according to an embodiment of the present disclosure, in this manner, N is 4, and a central line of four hollow-out areas 14 is a rectangle.
As shown in fig. 16, fig. 16 is a schematic layout view of another hollow-out area in a display panel according to an embodiment of the present disclosure, in this manner, N is 3, and a central line of three hollow-out areas 14 is a triangle.
It should be noted that a hollow-out area layout mode may be set based on a requirement, and this is not specifically limited in the embodiment of the present application.
In the display panel according to the embodiment of the present application, the hollow area 14 may be used to set a camera under a screen. The hollow-out region 14 may be a through hole covered by a cover plate, or a non-through blind hole, where no non-light-transmitting structure, such as a thin film transistor, an anode metal, a signal line, and an organic light-emitting layer, is disposed inside the blind hole, and a light-transmitting structure, such as a transparent substrate and a dielectric layer, is reserved.
Based on the foregoing embodiment, another embodiment of the present application further provides an electronic device, as shown in fig. 17, fig. 17 is a schematic structural diagram of the electronic device provided in the embodiment of the present application, where the electronic device includes a display panel 100, and the display panel 100 is the display panel in the foregoing embodiment.
The electronic equipment can be mobile phones, tablet computers, notebook computers, wearable equipment and other electronic equipment with a display function. The problem that the arc side and the straight line side have folding angles in a display panel because the straight line side of the shading structure is positioned on the outer common tangent line of the two arc sides is solved.
The embodiments in the present description are described in a progressive manner, or in a parallel manner, or in a combination of a progressive manner and a parallel manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments can be referred to each other. For the electronic device disclosed in the embodiment, since it corresponds to the display panel disclosed in the embodiment, the description is relatively simple, and the relevant points can be referred to the description of the display panel.
It should be noted that in the description of the present application, it is to be understood that the terms "upper", "lower", "top", "bottom", "inner", "outer", and the like, indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings, are only used for convenience in describing the present application and simplifying the description, and do not indicate or imply that the referred device or element must have a specific orientation, be configured and operated in a specific orientation, and thus, should not be construed as limiting the present application. When a component is referred to as being "connected" to another component, it can be directly connected to the other component or intervening components may also be present.
It is further noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that an article or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such article or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in an article or device that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present application. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the application. Thus, the present application is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (18)
1. A display panel, comprising:
an array substrate;
the pixel layer is positioned on the array substrate and provided with display sub-pixels;
the light shielding structure and the pixel layer are positioned on the same side of the array substrate;
wherein, the vertical projection of the display sub-pixel on the array substrate is positioned outside the vertical projection of the light shielding structure on the array substrate; the shading structure is provided with at least two hollowed-out areas, an arc area at least partially surrounding the hollowed-out areas and a connecting area connected with the arc area, the arc area is provided with an arc side edge far away from one side of the hollowed-out areas, and the connecting area is provided with a straight line side edge corresponding to two adjacent arc side edges; the straight line side edges are positioned on the outer common tangent lines of the corresponding two arc side edges.
2. The display panel of claim 1, wherein a side of the pixel layer facing away from the array substrate has a cover plate, a side of the cover plate facing the array substrate has an ink layer, and the light shielding structure comprises the ink layer.
3. The display panel according to claim 2, wherein a conductor ring corresponding to the hollow-out area is disposed between the pixel layer and the ink layer, the conductor ring surrounds the corresponding hollow-out area, and the hollow-out area is located in an inner diameter circular ring of the corresponding conductor ring.
4. The display panel of claim 3, wherein the conductor loop is located within the ink layer in a perpendicular projection of the ink layer; the outer edge of the ink layer is at least one of an arc side edge and a straight side edge of the shading structure.
5. The display panel according to claim 3, wherein, in a direction perpendicular to the display panel, for the hollow area adjacent to the arc side, an inner edge of the corresponding conductor ring is completely covered by the ink layer, and a portion of an outer edge of the corresponding conductor ring not covered by the ink layer is the arc side;
the two conductor rings corresponding to the two adjacent arc side edges are a first conductor ring and a second conductor ring; a reflective layer is arranged between the first conductor ring and the second conductor ring and is positioned between the cover plate and the array substrate; the ink layer has a first edge parallel to a central connecting line of the first conductor ring and the second conductor ring; the first conductor ring and the second conductor ring are provided with a first external common tangent line, and the first external common tangent line is positioned on one side of the first edge, which is far away from the central connecting line; the reflecting layer at least covers a partial area between the first common tangent and the first edge;
the light shielding structure further includes: the reflective layer and the conductor ring.
6. The display panel of claim 5, wherein the reflective layer has a first edge and a second edge opposite to each other in a direction in which the first edge points to the first outer common tangent line, the first edge being located on the first outer common tangent line, and the second edge being located in the ink layer in a perpendicular projection of the ink layer.
7. The display panel according to claim 5, wherein the array substrate comprises: a transparent substrate; the pixel structure comprises a transparent substrate, a pixel layer and a reflecting layer, wherein the transparent substrate is provided with a first metal layer and a second metal layer on one side facing the pixel layer, the first metal layer and the second metal layer are arranged in a stacking and insulating mode in the direction perpendicular to the transparent substrate, the first metal layer and the second metal layer both comprise signal lines, and the first metal layer or the second metal layer comprises the reflecting layer.
8. The display panel according to claim 7, wherein the first metal layer is a source-drain metal layer, and the signal line includes: the data line is positioned on the source drain metal layer;
the second metal layer is a gate metal layer, and the signal line includes a scan line located on the gate metal layer.
9. The display panel according to claim 5, wherein the array substrate comprises: a transparent substrate; the driving circuit is positioned on one side of the transparent substrate facing the pixel layer; the display sub-pixel comprises an OLED; the OLED has an anode;
the display panel has a third metal layer including the anode of the OLED and the reflective layer.
10. The display panel according to claim 9, wherein the pixel layer comprises a plurality of dummy sub-pixels, and a vertical projection of the dummy sub-pixels on the array substrate is within a vertical projection of the light shielding structure on the array substrate;
the pixel layer comprises a pixel defining layer, the pixel defining layer is provided with pixel grooves corresponding to the display sub-pixels one by one, and the anodes are positioned at the bottoms of the corresponding pixel grooves; the dummy sub-pixel includes a dummy anode and a dummy organic light emitting layer with the pixel defining layer therebetween; the third metal layer includes the dummy anode.
11. The display panel according to claim 9, wherein the pixel layer comprises a plurality of dummy sub-pixels, and a vertical projection of the dummy sub-pixels on the array substrate is within a vertical projection of the light shielding structure on the array substrate;
the dummy sub-pixel comprises a dummy anode which is in the same metal layer as the anode, the reflecting layer is integrally connected with the dummy anode, and the dummy anode is insulated from the driving circuit.
12. The display panel according to claim 5, wherein the side of the pixel layer facing the cover plate has a transparent conductive layer, the transparent conductive layer being a common cathode of the display sub-pixels; the surface of the transparent conducting layer is provided with the reflecting layer.
13. The display panel of claim 5, wherein a touch layer is disposed between the pixel layer and the cover plate, the touch layer comprising: a touch electrode and the conductor ring;
the vertical projection of the touch electrode on the array substrate and the vertical projection of the conductor ring on the array substrate have a gap larger than 0.
14. The display panel according to claim 13, wherein the touch layer includes the reflective layer, and the reflective layer and the conductor ring have a gap.
15. The display panel of claim 13, wherein the ink layer has a circular arc outer edge surrounding the hollow area, and a vertical projection of the circular arc outer edge on the array substrate is located within a vertical projection of the corresponding conductor ring on the array substrate;
the touch layer is provided with windows which are in one-to-one correspondence with the hollow areas, the windows surround the corresponding hollow areas, and gaps are formed between the windows and the corresponding arc-shaped outer edges.
16. The display panel according to claim 1, wherein centers of all the hollow areas are located on the same straight line.
17. The display panel according to claim 1, wherein there are N of the hollow areas, N is a positive integer greater than 2, and a central connecting line of the hollow areas forms an N-polygon.
18. An electronic device characterized by comprising the display panel according to any one of claims 1 to 17.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011545316.0A CN112670329B (en) | 2020-12-23 | 2020-12-23 | Display panel and electronic device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011545316.0A CN112670329B (en) | 2020-12-23 | 2020-12-23 | Display panel and electronic device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112670329A true CN112670329A (en) | 2021-04-16 |
CN112670329B CN112670329B (en) | 2023-10-31 |
Family
ID=75409737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011545316.0A Active CN112670329B (en) | 2020-12-23 | 2020-12-23 | Display panel and electronic device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112670329B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113692107A (en) * | 2021-07-16 | 2021-11-23 | 浙江大华技术股份有限公司 | Printed circuit board, preparation method thereof and camera mainboard |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007255973A (en) * | 2006-03-22 | 2007-10-04 | Brother Ind Ltd | Three-dimensional information measuring apparatus |
JP2013140522A (en) * | 2012-01-05 | 2013-07-18 | Canon Inc | Coordinate input device and control method thereof and program |
JP2015004808A (en) * | 2013-06-20 | 2015-01-08 | 株式会社ジャパンディスプレイ | Liquid crystal display device |
CN107272242A (en) * | 2017-07-28 | 2017-10-20 | 维沃移动通信有限公司 | A kind of display screen manufacture method and display screen |
CN112083600A (en) * | 2019-06-14 | 2020-12-15 | 华为技术有限公司 | Liquid crystal display screen and mobile terminal |
-
2020
- 2020-12-23 CN CN202011545316.0A patent/CN112670329B/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007255973A (en) * | 2006-03-22 | 2007-10-04 | Brother Ind Ltd | Three-dimensional information measuring apparatus |
JP2013140522A (en) * | 2012-01-05 | 2013-07-18 | Canon Inc | Coordinate input device and control method thereof and program |
JP2015004808A (en) * | 2013-06-20 | 2015-01-08 | 株式会社ジャパンディスプレイ | Liquid crystal display device |
CN107272242A (en) * | 2017-07-28 | 2017-10-20 | 维沃移动通信有限公司 | A kind of display screen manufacture method and display screen |
CN112083600A (en) * | 2019-06-14 | 2020-12-15 | 华为技术有限公司 | Liquid crystal display screen and mobile terminal |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113692107A (en) * | 2021-07-16 | 2021-11-23 | 浙江大华技术股份有限公司 | Printed circuit board, preparation method thereof and camera mainboard |
CN113692107B (en) * | 2021-07-16 | 2022-10-04 | 浙江大华技术股份有限公司 | Printed circuit board, preparation method thereof and camera mainboard |
Also Published As
Publication number | Publication date |
---|---|
CN112670329B (en) | 2023-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112310325B (en) | Light-transmitting display module, display panel and preparation method of light-transmitting display module | |
CN110767681B (en) | Display screen and display terminal | |
CN110262108B (en) | Display panel and display device | |
CN103488015B (en) | Pixel structure and display panel with same | |
JP5378124B2 (en) | Electrode structure to support self-alignment of liquid deposition of materials | |
KR20160149385A (en) | Flexible display device and the fabrication method thereof | |
CN111367128B (en) | Low-temperature polycrystalline silicon display panel, manufacturing method thereof and liquid crystal display device | |
WO2022042041A1 (en) | Display substrate and display apparatus | |
CN111755421A (en) | Display panel, preparation method thereof and display device | |
WO2020238754A1 (en) | Array substrate and method for manufacturing same, and display device | |
JP2023528701A (en) | display panel and electronics | |
US11194435B2 (en) | Detection substrate and display device | |
CN114400239A (en) | Display panel, display device and preparation method of display panel | |
US11561634B2 (en) | Display module, fabrication method thereof and display device | |
CN114695389A (en) | Display panel and display device | |
CN112670329B (en) | Display panel and electronic device | |
CN112310183B (en) | Display substrate, preparation method thereof and display device | |
US20230152635A1 (en) | Display panel and display device | |
CN112071888B (en) | Display screen, preparation method of display screen and electronic equipment | |
EP4012775A1 (en) | Pixel drive circuit, display panel, and electronic device | |
CN114327163A (en) | Touch display panel and touch display device | |
CN112904631A (en) | Array substrate, preparation method thereof, display panel and display device | |
WO2023225803A1 (en) | Display panel and display apparatus | |
US11281321B2 (en) | Display device | |
US20210088824A1 (en) | Display device and touch display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |