CN112579411A - Synchronous control evaluation method for graphic assembly line - Google Patents

Synchronous control evaluation method for graphic assembly line Download PDF

Info

Publication number
CN112579411A
CN112579411A CN202011404186.9A CN202011404186A CN112579411A CN 112579411 A CN112579411 A CN 112579411A CN 202011404186 A CN202011404186 A CN 202011404186A CN 112579411 A CN112579411 A CN 112579411A
Authority
CN
China
Prior art keywords
evaluating
evaluation
control evaluation
synchronous control
pipeline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011404186.9A
Other languages
Chinese (zh)
Inventor
田泽
刘晖
马城城
苏东阁
张宏伟
罗进杰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Xiangteng Microelectronics Technology Co Ltd
Original Assignee
Xian Xiangteng Microelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Xiangteng Microelectronics Technology Co Ltd filed Critical Xian Xiangteng Microelectronics Technology Co Ltd
Priority to CN202011404186.9A priority Critical patent/CN112579411A/en
Publication of CN112579411A publication Critical patent/CN112579411A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G06F11/3409Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment for performance assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Image Processing (AREA)

Abstract

The invention relates to a method for synchronously controlling and evaluating a graphic assembly line. The method of the invention comprises the following steps: 1) the unit in the flowing water module calculates synchronous control evaluation; 2) synchronously controlling and evaluating data streams among the flow modules; 3) command stream synchronous control evaluation among the flow modules; 4) and performing mixed synchronous control evaluation on the data stream and the command stream among the flow modules. The invention provides a direction basis for the optimization of the graphic pipeline control flow by synchronously controlling and evaluating the inside and the outside of the graphic pipeline module.

Description

Synchronous control evaluation method for graphic assembly line
Technical Field
The invention belongs to the field of computer graphics, and particularly relates to a graphic flow synchronization control evaluation method.
Background
The graphics pipeline is an ultra-long pipeline with multiple pipeline stages and multiple processing branches, the test is complex, the redundancy is high, and the synchronous control method of the graphics pipeline directly influences the execution efficiency of graphics command processing. In the present disclosure, there is no comprehensive analysis and research on the synchronous control of graphics pipeline.
Disclosure of Invention
The invention provides a method for evaluating the synchronous control of the graphic pipeline, which aims to solve the technical problems in the background technology and check the synchronous control mechanism in the graphic pipeline processing process.
The technical solution of the invention is as follows: the invention relates to a method for synchronously controlling and evaluating a graphic assembly line, which is characterized by comprising the following steps of: the method comprises the following steps:
1) the unit in the flowing water module calculates synchronous control evaluation;
2) synchronously controlling and evaluating data streams among the flow modules;
3) command stream synchronous control evaluation among the flow modules;
4) and performing mixed synchronous control evaluation on the data stream and the command stream among the flow modules.
Preferably, the specific steps in step 1) are as follows: and taking the computing unit as an evaluation object, and comprehensively evaluating the task scheduling overhead, the task computing overhead, the memory access overhead and the parallel granularity of the computing unit.
Preferably, the specific steps in step 2) are as follows: and performing control evaluation on data concurrency among multiple pipelines, evaluating performance balance among the pipeline units, and evaluating the continuity of the pipeline data flow.
Preferably, the specific steps in step 3) are as follows: the method comprises the following steps of processing control evaluation on a configuration command stream, processing control evaluation on a drawing command stream and subdivision evaluation on a pipeline stage.
Preferably, the specific steps in step 4) are as follows: and synchronous control evaluation is performed on the command stream waiting data stream in the pipeline, and synchronous control evaluation is performed on the data stream waiting command stream in the pipeline.
The invention has the advantages that: the invention provides a method for synchronously controlling and evaluating a graphic assembly line, which comprises the steps of calculating synchronous control evaluation by units in a graphic assembly line module and objects to be evaluated and indexes to be evaluated between the graphic assembly line module and the assembly line module when the synchronous control evaluation is determined; synchronously controlling and evaluating data streams among the flow modules; command stream synchronous control evaluation among the flow modules; the data stream and the command stream between the flow modules are mixed and synchronously controlled and evaluated; and providing a direction basis for the optimization of the graphic flow control process.
Drawings
FIG. 1 is a block diagram of the method of the present invention.
Detailed Description
The invention relates to a method for synchronously controlling and evaluating a graphic assembly line, which comprises the following steps of:
1) the unit in the flowing water module calculates synchronous control evaluation;
2) synchronously controlling and evaluating data streams among the flow modules;
3) command stream synchronous control evaluation among the flow modules;
4) and performing mixed synchronous control evaluation on the data stream and the command stream among the flow modules.
Wherein, the specific steps in the step 1) are as follows: and taking the computing unit as an evaluation object, and comprehensively evaluating the task scheduling overhead, the task computing overhead, the memory access overhead and the parallel granularity of the computing unit.
Wherein, the specific steps in the step 2) are as follows: and performing control evaluation on data concurrency among multiple pipelines, evaluating performance balance among the pipeline units, and evaluating the continuity of the pipeline data flow.
Wherein, the specific steps in the step 3) are as follows: the method comprises the following steps of processing control evaluation on a configuration command stream, processing control evaluation on a drawing command stream and subdivision evaluation on a pipeline stage.
Wherein, the specific steps in the step 4) are as follows: and synchronous control evaluation is performed on the command stream waiting data stream in the pipeline, and synchronous control evaluation is performed on the data stream waiting command stream in the pipeline.
The technical solution of the present invention is further described in detail with reference to the accompanying drawings and specific embodiments.
Referring to fig. 1, the method for evaluating the synchronous control of the graphics pipeline in the preferred embodiment of the present invention specifically includes the following steps:
1) the unit in the flowing water module calculates synchronous control evaluation;
taking a computing unit as an evaluation object, and comprehensively evaluating task scheduling overhead, task computing overhead, access overhead and computing unit parallel granularity;
2) synchronously controlling and evaluating data streams among the flow modules;
the method comprises the following steps of concurrently performing control evaluation on data among multiple assembly lines, evaluating performance balance among assembly line units, and evaluating the continuity of assembly line data streams;
3) command stream synchronous control evaluation among the flow modules;
processing control evaluation on the configuration command stream, processing control evaluation on the drawing command stream and subdivision evaluation on the pipeline stage;
4) the data stream and the command stream between the flow modules are mixed and synchronously controlled and evaluated;
and synchronous control evaluation is performed on the command stream waiting data stream in the pipeline, and synchronous control evaluation is performed on the data stream waiting command stream in the pipeline.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.

Claims (5)

1. A method for synchronously controlling and evaluating a graphic assembly line is characterized by comprising the following steps: the method comprises the following steps:
1) the unit in the flowing water module calculates synchronous control evaluation;
2) synchronously controlling and evaluating data streams among the flow modules;
3) command stream synchronous control evaluation among the flow modules;
4) and performing mixed synchronous control evaluation on the data stream and the command stream among the flow modules.
2. The method for evaluating graphics pipeline synchronization control according to claim 1, wherein: the specific steps in the step 1) are as follows: and taking the computing unit as an evaluation object, and comprehensively evaluating the task scheduling overhead, the task computing overhead, the memory access overhead and the parallel granularity of the computing unit.
3. The method for evaluating graphics pipeline synchronization control according to claim 2, wherein: the specific steps in the step 2) are as follows: and performing control evaluation on data concurrency among multiple pipelines, evaluating performance balance among the pipeline units, and evaluating the continuity of the pipeline data flow.
4. The method according to claim 3, wherein the evaluation method comprises: the specific steps in the step 3) are as follows: the method comprises the following steps of processing control evaluation on a configuration command stream, processing control evaluation on a drawing command stream and subdivision evaluation on a pipeline stage.
5. The method according to claim 4, wherein the evaluation method comprises: the specific steps in the step 4) are as follows: and synchronous control evaluation is performed on the command stream waiting data stream in the pipeline, and synchronous control evaluation is performed on the data stream waiting command stream in the pipeline.
CN202011404186.9A 2020-12-05 2020-12-05 Synchronous control evaluation method for graphic assembly line Pending CN112579411A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011404186.9A CN112579411A (en) 2020-12-05 2020-12-05 Synchronous control evaluation method for graphic assembly line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011404186.9A CN112579411A (en) 2020-12-05 2020-12-05 Synchronous control evaluation method for graphic assembly line

Publications (1)

Publication Number Publication Date
CN112579411A true CN112579411A (en) 2021-03-30

Family

ID=75127114

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011404186.9A Pending CN112579411A (en) 2020-12-05 2020-12-05 Synchronous control evaluation method for graphic assembly line

Country Status (1)

Country Link
CN (1) CN112579411A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867781B1 (en) * 2000-08-23 2005-03-15 Nintendo Co., Ltd. Graphics pipeline token synchronization
US7941645B1 (en) * 2004-07-28 2011-05-10 Nvidia Corporation Isochronous pipelined processor with deterministic control
US20190018747A1 (en) * 2016-04-01 2019-01-17 Intel Corporation Method and apparatus periodic snapshotting in a graphics processing environment
CN111045929A (en) * 2019-11-18 2020-04-21 中国航空工业集团公司西安航空计算技术研究所 Hierarchical debugging method for super-long graphics pipeline
CN111062855A (en) * 2019-11-18 2020-04-24 中国航空工业集团公司西安航空计算技术研究所 Graph pipeline performance analysis method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6867781B1 (en) * 2000-08-23 2005-03-15 Nintendo Co., Ltd. Graphics pipeline token synchronization
US7941645B1 (en) * 2004-07-28 2011-05-10 Nvidia Corporation Isochronous pipelined processor with deterministic control
US20190018747A1 (en) * 2016-04-01 2019-01-17 Intel Corporation Method and apparatus periodic snapshotting in a graphics processing environment
CN111045929A (en) * 2019-11-18 2020-04-21 中国航空工业集团公司西安航空计算技术研究所 Hierarchical debugging method for super-long graphics pipeline
CN111062855A (en) * 2019-11-18 2020-04-24 中国航空工业集团公司西安航空计算技术研究所 Graph pipeline performance analysis method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
马延周;戴青;陈源;唐小伟;: "基于PC集群的分DVR流水线同步研究", 微计算机信息, no. 30 *

Similar Documents

Publication Publication Date Title
CN103092316B (en) Server power consumption management system based on data mining
CN109389212B (en) Reconfigurable activation quantization pooling system for low-bit-width convolutional neural network
CN110149238B (en) Method and device for predicting flow
CN103488775A (en) Computing system and computing method for big data processing
CN110780879B (en) Decision execution method, device, equipment and medium based on intelligent compiling technology
CN111898998A (en) Production line optimization method and device based on buffer area capacity and process beat
CN103365729A (en) Dynamic MapReduce dispatching method and system based on task type
CN101727423B (en) System capable of preempting multiple hardware tasks on reconfigurable FPGA and implementing method thereof
CN107678325B (en) A kind of table servo control method based on real time operating system and FPGA
Yamashina et al. Proposal of ROS-compliant FPGA component for low-power robotic systems
CN112579411A (en) Synchronous control evaluation method for graphic assembly line
CN104299170B (en) Intermittent energy source mass data processing method
CN104346220A (en) Task scheduling method and system
CN109995965B (en) Ultrahigh-resolution video image real-time calibration method based on FPGA
CN111045929B (en) Hierarchical debugging method for ultralong graphics pipeline
CN102541738A (en) Method for accelerating soft error resistance test of multi-core CPUs (central processing units)
US20120110594A1 (en) Load balancing when assigning operations in a processor
CN113691310B (en) Fault monitoring method, device, equipment and storage medium of optical fiber link
US10162913B2 (en) Simulation device and simulation method therefor
CN118170503A (en) Heterogeneous processor and related scheduling method
CN101923386B (en) Method and device for reducing CPU power consumption and low power consumption CPU
CN111857830B (en) Method, system and storage medium for designing path for forwarding instruction data in advance
CN105320494A (en) Memory sequencing with coherent and non-coherent sub-systems
CN112764509B (en) Computing core, computing core temperature adjustment method, computing core temperature adjustment device, computer readable medium, computer program, chip and computer system
CN111884948A (en) Assembly line scheduling method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination