CN112511030A - Three-phase three-level double-output inverter with boosting capacity and modulation method thereof - Google Patents

Three-phase three-level double-output inverter with boosting capacity and modulation method thereof Download PDF

Info

Publication number
CN112511030A
CN112511030A CN202011377950.8A CN202011377950A CN112511030A CN 112511030 A CN112511030 A CN 112511030A CN 202011377950 A CN202011377950 A CN 202011377950A CN 112511030 A CN112511030 A CN 112511030A
Authority
CN
China
Prior art keywords
switch module
bus
emitter
phase
inverter stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202011377950.8A
Other languages
Chinese (zh)
Other versions
CN112511030B (en
Inventor
王汝田
袁帅
郝赫男
刘闯
蔡国伟
郭东波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Northeast Electric Power University
Original Assignee
Northeast Dianli University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northeast Dianli University filed Critical Northeast Dianli University
Priority to CN202011377950.8A priority Critical patent/CN112511030B/en
Publication of CN112511030A publication Critical patent/CN112511030A/en
Application granted granted Critical
Publication of CN112511030B publication Critical patent/CN112511030B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/12Arrangements for reducing harmonics from ac input or output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters

Abstract

The invention relates to a three-phase three-level double-output inverter with boosting capacity and a modulation method thereof, which is characterized by comprising the following steps: the two capacitors, the two direct current boosting units and the 18 switch modules are respectively provided with two groups of three-phase loads in the inverter stage 1 and the inverter stage 2; by applying reasonable driving signals to the switch module, the three-phase three-level dual-output inverter with boosting capacity can invert and output two groups of three-phase alternating-current voltages with adjustable frequency and amplitude. The beneficial effects are as follows: the high-voltage high-capacity dual-output inverter has the advantages of small volume, low cost, reasonable structure, boosting capacity and low output voltage harmonic content, and can meet the requirements of high-voltage high-capacity dual-output inversion occasions such as a new energy power generation system, an electric automobile and rail traction.

Description

Three-phase three-level double-output inverter with boosting capacity and modulation method thereof
Technical Field
The invention relates to the technical field of power electronic conversion devices, in particular to a three-phase three-level double-output inverter with boosting capacity and a modulation method thereof.
Background
In recent years, the double-alternating-current output system is applied to the fields of electric automobiles, rail traction, new energy power generation and the like. The core of the double alternating current output system is a double-output inverter. The invention provides a three-phase three-level dual-output inverter with boosting capacity and a modulation method thereof, aiming at solving the problem that a two-level dual-output inverter cannot be applied to high-voltage large-capacity occasions and the problem that the output alternating voltage is low when a pilot frequency operates. So far, no literature report and practical application about a three-phase three-level dual-output inverter with boosting capability and a modulation method thereof are found.
Disclosure of Invention
The purpose of the invention is: the three-phase three-level double-output inverter with the boosting capability is small in size, low in cost, reasonable in structure and wide in application; and a modulation method thereof.
The technical scheme adopted for realizing one of the purposes of the invention is that the three-phase three-level double-output inverter with the boosting capacity is characterized in that: it comprises a capacitor C1~C2A direct current boost unit T1, a direct current boost unit T2, switch modules A1-A4, switch modules B1-B4, switch modules C1-C4 and switch modules O1-O6; two groups of outputs of the inverter are respectively defined as an inverter stage 1 and an inverter stage 2, and the three-phase load carried by the inverter stage 1 is ZA1、ZB1、ZC1The three-phase load of the inverter stage 2 is ZA2、ZB2、ZC2
The switch modules A1-A4, the switch modules B1-B4, the switch modules C1-C4 and the switch modules O1-O6 have the same structure, and each switch module consists of an insulated gate bipolar transistor and an anti-parallel diode; the anode of a diode of one switch module is connected with the emitter of the insulated gate bipolar transistor, and the cathode of the diode is connected with the collector of the insulated gate bipolar transistor; will be oneThe emitter of the insulated gate bipolar transistor of the switch module is defined as the emitter of the switch module, the collector of the insulated gate bipolar transistor is defined as the collector of the switch module, the switch module is denoted by the symbol Xn, and the insulated gate bipolar transistor in the switch module is denoted by the symbol SXnDenotes, symbol SXnThe subscript symbol Xn indicates the switch module in which it is located, and the diode in the switch module is denoted by the symbol DXnDenotes the symbol DXnThe subscript symbol Xn indicates the switch module in which it is located; wherein, when X belongs to { A, B, C }, n belongs to {1, 2, 3, 4 }; when X is larger than O, n is larger than 1, 2, 3, 4, 5, 6.
The direct current boosting unit T1 consists of a direct current voltage source U1An inductor L1And three diodes D1A、D1B、D1CComposition is carried out; DC voltage source U in DC voltage boosting unit T11Negative electrode of (1) and inductor L1Is connected to one end of an inductor L1And the other end of the diode and three diodes D1A、D1B、D1CThe cathodes of the two electrodes are connected; the DC booster unit T2 is composed of a DC voltage source U2An inductor L2And three diodes D2A、D2B、D2CComposition is carried out; DC voltage source U in DC voltage boosting unit T22Positive electrode and inductor L2Is connected to one end of an inductor L2And the other end of the diode and three diodes D2A、D2B、D2CAre connected with each other.
Two capacitors are connected to the DC side, and are respectively called as a capacitor C1And a capacitor C2Capacitor C1Positive pole of the DC bus and the positive pole end P of the DC busbusConnected, capacitor C1Negative electrode of (1) and capacitor C2Is connected with the positive electrode of the capacitor C2Negative pole of (2) and negative pole end N of direct current busbusAre connected and connect the capacitor C1Negative electrode of (1) and capacitor C2The point at which the positive electrodes of (b) are connected is defined as a direct current neutral point Obus(ii) a Positive terminal PbusAnd the negative terminal NbusVoltage between is UdNeutral point ObusPotential 0, positive terminal PbusTo neutral point ObusA voltage of
Figure BDA0002807645270000021
Neutral point ObusAnd the negative terminal NbusA voltage of
Figure BDA0002807645270000022
Collector of switch module A1 and positive terminal P of DC busbusThe emitter of switch module A1 is connected to the collector of switch module A2, the emitter of switch module A2 is connected to the collector of switch module A3, the emitter of switch module A3 is connected to the collector of switch module A4, and the emitter of switch module A4 is connected to the negative terminal N of the DC busbusAre connected.
Collector of switch module B1 and positive terminal P of DC busbusThe emitter of switch module B1 is connected to the collector of switch module B2, the emitter of switch module B2 is connected to the collector of switch module B3, the emitter of switch module B3 is connected to the collector of switch module B4, and the emitter of switch module B4 is connected to the negative terminal N of the dc busbusAre connected.
Collector of switch module C1 and positive terminal P of DC busbusThe emitter of the switch module C1 is connected to the collector of the switch module C2, the emitter of the switch module C2 is connected to the collector of the switch module C3, the emitter of the switch module C3 is connected to the collector of the switch module C4, and the emitter of the switch module C4 is connected to the negative terminal N of the dc busbusAre connected.
Collector and DC neutral O of switch module O1busTo the emitter of switch block O1 is connected to the emitter of switch block O2 and the collector of switch block O2 is connected to the emitter of switch block a 2.
Collector and DC neutral O of switch module O3busTo the emitter of switch block O3 is connected to the emitter of switch block O4 and the collector of switch block O4 is connected to the emitter of switch block B2.
Collector and DC neutral O of switch module O5busConnected, the emitter of the switch module O5 and the switch moduleThe emitter of block O6 is connected and the collector of switch block O6 is connected to the emitter of switch block C2.
DC voltage source U in DC voltage boosting unit T11Positive pole of the DC bus and the positive pole end P of the DC busbusConnected, diode D in DC boost unit T11AIs connected to the emitter of the switching module a1, diode D in the dc boost unit T11BIs connected to the emitter of the switching module B1, diode D in the dc boost unit T11CIs connected to the emitter of switching module C1.
DC voltage source U in DC voltage boosting unit T22Negative pole of (2) and negative pole end N of direct current busbusConnected, diode D in DC boost unit T22AIs connected to the emitter of the switching module a3, diode D in the dc boost unit T22BIs connected to the emitter of the switching module B3, diode D in the dc boost unit T22CIs connected to the emitter of switching module C3.
Three-phase load Z of inverter stage 1A1、ZB1、ZC1Are connected to the connection point of the switch modules a1 and a2, the connection point of the switch modules B1 and B2, and the connection point of the switch modules C1 and C2, respectively, and the other ends thereof are connected together.
Three-phase load Z of inverter stage 2A2、ZB2、ZC2Are connected to the connection point of the switch modules A3 and a4, the connection point of the switch modules B3 and B4, and the connection point of the switch modules C3 and C4, respectively, and the other ends thereof are connected together.
The second technical scheme adopted for realizing the purpose of the invention is that the modulation method of the three-phase three-level double-output inverter with the boosting capability is characterized in that:
1) DC boost process, referred to as DC mode
The direct current mode is divided into a direct current mode 1 and a direct current mode 2; in the direct current mode 1, the direct current boosting unit T1 works in an effective working state, and the capacitor C is subjected to direct current1Charging to raise the voltage; in the dc mode 2, the dc boost unit T2 operates in an active operating stateTo the capacitance C2Charging is performed to raise the voltage thereof.
2) An inversion process, referred to as ac mode;
the alternating current mode is divided into an alternating current mode 1 and an alternating current mode 2, wherein the alternating current mode 1 is that the inverter stage 1 works in an effective working state, and the alternating current mode 2 is that the inverter stage 2 works in an effective working state; in AC mode, the capacitor C1Capacitor C2The dc voltage is converted into two sets of three-phase ac voltages.
3) Adopting carrier wave PWM modulation;
the carrier waves are two groups of triangular waves with the same frequency and phase and the amplitude of 1, which are stacked up and down, and the upper and lower triangular carrier waves are respectively represented by vcar1And vcar2Represents; v for three-phase modulated wave of inverter stage 1a1 *、vb1 *、vc1 *V for three-phase modulated wave of inverter stage 2a2 *、vb2 *、vc2 *Expressed, the expressions are:
Figure BDA0002807645270000041
Figure BDA0002807645270000042
wherein m is1And m2The modulation degrees of the inverter stage 1 and the inverter stage 2 respectively; omega1And ω2The angular frequencies of the output voltages of inverter stage 1 and inverter stage 2, respectively.
Outer envelope v of the modulated wave defining the inverter stage 11And the envelope v of the modulated wave of inverter stage 22The expressions are respectively:
v1=max{va1 *,vb1 *,vc1 *}
v2=min{va2 *,vb2 *,vc2 *}
wherein max represents taking the maximum value, and min represents taking the minimum value.
Envelope v of the modulated wave with inverter stage 11And the upper triangular carrier vcar1Comparing the voltage and current of the DC boost unit T1 with the voltage of the capacitor C1The magnitude of boost of (d); outer envelope v of the modulated wave with inverter stage 22And the upper triangular carrier vcar2Comparing the voltage and current of the DC boost unit T2 with the voltage of the capacitor C2The magnitude of boost in (c).
Three-phase modulated wave v with inverter stage 1a1 *、vb1 *、vc1 *Respectively associated with upper and lower triangular carriers vcar1And vcar2Comparing, and judging the corresponding output potentials of the A phase, the B phase and the C phase of the inverter stage 1 according to the comparison result; three-phase modulated wave v with inverter stage 2a2 *、vb2 *、vc2 *Respectively associated with upper and lower triangular carriers vcar1And vcar2Comparing, and judging the corresponding output potentials of the A phase, the B phase and the C phase of the inverter stage 2 according to the comparison result; and then according to the output potentials of the inverter stage 1 and the inverter stage 2, driving signals of the switch modules A1-A4, B1-B4, C1-C4 and O1-O6 are obtained, and two groups of three-phase alternating-current voltages with adjustable amplitudes and frequencies are output.
The invention relates to a three-phase three-level double-output inverter with boosting capacity, which adopts a direct current side to access a capacitor C1~C2The two groups of outputs of the inverter are respectively defined as an inverter stage 1 and an inverter stage 2, the three-phase load carried by the inverter stage 1 is Z, the switch modules A1-A4, the switch modules B1-B4, the switch modules C1-C4 and the switch modules O1-O6 are arranged in sequence, and the three-phase load carried by the inverter stage 1 is ZA1、ZB1、ZC1The three-phase load of the inverter stage 2 is ZA2、ZB2、ZC2The structure of (2), its beneficial effect is: the high-voltage high-capacity dual-output inverter has the advantages of small volume, low cost, reasonable structure, boosting capacity and low output voltage harmonic content, and can meet the requirements of high-voltage high-capacity dual-output inversion occasions such as a new energy power generation system, an electric automobile and rail traction. The modulation method is scientific and reasonable, the applicability is strong, and the effect is good.
Drawings
FIG. 1 is a three-phase, three-level, dual-output inverter with boost capability;
fig. 2 is a schematic diagram of an operating state 1 in the dc mode 1;
FIG. 3 is a schematic diagram of the operating state 2 in DC mode 1;
FIG. 4 is a schematic diagram of the operating state 3 in DC mode 1;
FIG. 5 is a schematic diagram of the operating state 4 in DC mode 1;
FIG. 6 is a schematic diagram of the operation state 5 in the DC mode 1;
FIG. 7 is a schematic diagram of the operating state 6 in the DC mode 1;
FIG. 8 is a schematic diagram of the operation state 7 in the DC mode 1;
FIG. 9 is a schematic diagram of the operating state 8 in DC mode 1;
fig. 10 is a schematic diagram of an operating state 1 in an alternating current mode 1;
FIG. 11 is a schematic diagram of the operating state 2 in AC mode 1;
FIG. 12 is a schematic diagram of the operating state 3 in AC mode 1;
fig. 13 is a schematic diagram of the operation state 1 in the ac mode 2;
fig. 14 is a schematic diagram of the operating state 2 in the ac mode 2;
fig. 15 is a schematic diagram of the operating state 3 in the ac mode 2;
FIG. 16 is a schematic diagram of a modulation method of carrier PWM;
fig. 17 is a schematic diagram of a boosting region of a modulation method of carrier PWM;
FIG. 18 shows the capacitance C under the first set of simulation parameters1A voltage waveform diagram of (a);
FIG. 19 shows the capacitance C under the first set of simulation parameters2A voltage waveform diagram of (a);
FIG. 20 is a graph of the three-phase output current waveform of inverter stage 1 under a first set of simulation parameters;
FIG. 21 is a waveform of the three-phase output current of inverter stage 2 under a first set of simulation parameters;
FIG. 22 is a drawing showingOutput line voltage u of inverse stage 1 under first set of simulation parametersAB1A waveform diagram;
FIG. 23 shows the output line voltage u of the inverter stage 2 under a first set of simulation parametersAB2A waveform diagram;
FIG. 24 shows the capacitance C under the second set of simulation parameters1A voltage waveform diagram of (a);
FIG. 25 shows the capacitance C under the second set of simulation parameters2A voltage waveform diagram of (a);
FIG. 26 is a three-phase output current waveform of inverter stage 1 under a second set of simulation parameters;
FIG. 27 is a waveform of the three-phase output current of inverter stage 2 under a second set of simulation parameters;
FIG. 28 is a graph of the output line voltage u of the inverter stage 1 under a second set of simulation parametersAB1A waveform diagram;
FIG. 29 shows the output line voltage u of the inverter stage 2 under a second set of simulation parametersAB2A waveform diagram;
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and specific embodiments.
As shown in fig. 1, the three-phase three-level dual-output inverter with boosting capability is formed by connecting two capacitors, two direct-current boosting units, 18 switch modules and two sets of three-phase loads, and can output two sets of three-phase alternating-current voltages with adjustable amplitudes and frequencies by applying reasonable driving signals to the switch modules. The two capacitors are respectively: capacitor C1~C2(ii) a The 18 switch modules are respectively: switch modules A1-A4, switch modules B1-B4, switch modules C1-C4 and switch modules O1-O6; two groups of outputs of the inverter are respectively defined as an inverter stage 1 and an inverter stage 2, and the three-phase load carried by the inverter stage 1 is ZA1、ZB1、ZC1The three-phase load of the inverter stage 2 is ZA2、ZB2、ZC2
The invention discloses a modulation method of a three-phase three-level double-output inverter with boosting capacity
1) DC boost process, referred to as DC mode
The direct current mode is divided into a direct current mode 1 and a direct current mode 2; in the direct current mode 1, the direct current boosting unit T1 works in an effective working state, and the capacitor C is subjected to direct current1Charging to raise the voltage; in the dc mode 2, the dc boost unit T2 operates in an active operating state for the capacitor C2Charging is performed to raise the voltage thereof.
The operation principle of the dc mode 1 will be described below, and the dc mode 2 is the same. The dc mode 1 includes 8 operating states, which are respectively an operating state 1, an operating state 2, an operating state 3, an operating state 4, an operating state 5, an operating state 6, an operating state 7, and an operating state 8, as shown in fig. 2, fig. 3, fig. 4, fig. 5, fig. 6, fig. 7, fig. 8, and fig. 9.
Operating state 1 of dc mode 1: the driving signals are applied to the switching modules a1, B1, and C1, and there are 3 loops, loop 1, loop 2, and loop 3, respectively, in the dc boost unit T1. The path through which the loop 1 current flows is S of the switch module A1A1Diode D1AAnd an inductance L1(ii) a The path through which the loop 2 current flows is S of the switch module B1B1Diode D1BAnd an inductance L1(ii) a The path through which the loop 3 current flows is S of the switch module C1C1Diode D1CAnd an inductance L1The 3 loop currents are shown in dashed lines in fig. 2. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 2 of dc mode 1: the driving signals are applied to the switching modules A1, B1 and C2 due to the diodes D1CThe dc boost unit T1 has 2 loops, loop 1 and loop 2, because the dc boost unit is turned off when receiving a reverse voltage. The path through which the loop 1 current flows is S of the switch module A1A1Diode D1AAnd an inductance L1(ii) a The path through which the loop 2 current flows is S of the switch module B1B1Diode D1BAnd an inductance L1The 2 loop currents are shown in dashed lines in fig. 3. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 3 of dc mode 1: the driving signals are applied to the switching modules A1, B2 and C1 due to the diodes D1BThe dc boost unit T1 has 2 loops, loop 1 and loop 2, because the dc boost unit is turned off when receiving a reverse voltage. The path through which the loop 1 current flows is S of the switch module A1A1Diode D1AAnd an inductance L1(ii) a The path through which the loop 2 current flows is S of the switch module C1C1Diode D1CAnd an inductance L1The 2 loop currents are shown in dashed lines in fig. 4. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 4 of dc mode 1: the driving signals are applied to the switching modules A2, B1 and C1 due to the diodes D1AThe dc boost unit T1 has 2 loops, loop 1 and loop 2, because the dc boost unit is turned off when receiving a reverse voltage. The path through which the loop 1 current flows is S of the switch module B1B1Diode D1BAnd an inductance L1(ii) a The path through which the loop 2 current flows is S of the switch module C1C1Diode D1CAnd an inductance L1The 2 loop currents are shown in dashed lines in fig. 5. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 5 of dc mode 1: the driving signals are applied to the switching modules A1, B2 and C2 due to the diodes D1BAnd a diode D1CThe dc boost unit T1 is turned off by receiving a reverse voltage, and thus there is a loop, loop 1, in the dc boost unit T1. The path through which the loop 1 current flows is S of the switch module A1A1Diode D1AAnd an inductance L1As shown in dashed lines in fig. 6. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 6 of dc mode 1: the driving signals are applied to the switching modules A2, B1 and C2 due to the diodes D1AAnd a diode D1CThe dc boost unit T1 is turned off by receiving a reverse voltage, and thus there is a loop, loop 1, in the dc boost unit T1. The current of loop 1 flows through the pathS of switch module B1B1Diode D1BAnd an inductance L1As shown in dashed lines in fig. 7. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 7 of dc mode 1: the driving signals are applied to the switching modules A2, B2 and C1 due to the diodes D1AAnd a diode D1BThe dc boost unit T1 is turned off by receiving a reverse voltage, and thus there is a loop, loop 1, in the dc boost unit T1. The path through which the loop 1 current flows is S of the switch module C1C1Diode D1CAnd an inductance L1As shown in dashed lines in fig. 8. At this time, the dc boost unit T1 is not coupled to the capacitor C1Discharge, capacitance C1The self voltage is maintained unchanged.
Operating state 8 of dc mode 1: the driving signals are applied to the switching modules a2, B2, and C2, and there are 3 loops, loop 1, loop 2, and loop 3, respectively, in the dc boost unit T1. The path through which the loop 1 current flows is a capacitor C1S of switch module O1O1D of switch module O2O2D of switch module A2A2Diode D1AAnd an inductance L1(ii) a The path through which the current flows in the loop 2 is a capacitor C1S of switch module O3O3D of switch module O4O4D of switch module B2B2Diode D1BAnd an inductance L1(ii) a The path through which the current flows in the loop 3 is a capacitor C1S of switch module O5O5D of switch module O6O6D of switch module C2C2Diode D1CAnd an inductance L1The 3 loop currents are shown in dashed lines in fig. 9. At this time, the dc boost unit T1 is coupled to the capacitor C1Discharge, capacitance C1The voltage rises.
From the above analysis it can be concluded that: when the switch module A1, the switch module B1 and the switch module C1 are not conducted, the DC boost unit T1 couples the capacitor C1Discharge, capacitance C1The voltage rises; similarly, when none of the switch module a4, the switch module B4, and the switch module C4 is turned on, the dc boost unit T2 couples the capacitor C2Discharge, capacitance C2The voltage rises.
2) An inversion process, referred to as ac mode;
the alternating current mode is divided into an alternating current mode 1 and an alternating current mode 2, wherein the alternating current mode 1 is that the inverter stage 1 works in an effective working state, and the alternating current mode 2 is that the inverter stage 2 works in an effective working state; in AC mode, the capacitor C1Capacitor C2The dc voltage is converted into two sets of three-phase ac voltages.
When the inverter stage 1 is in an effective working state, the switch module X4(X is equal to { A, B, C }) of each phase is conducted; when the inverter stage 2 is in active operation, the switch module X1(X ∈ { a, B, C }) of each phase is turned on. When the inverter operates in ac mode 1, it includes 3 operating states, which are respectively: operating state 1, operating state 2 and operating state 3, as shown in fig. 10, 11 and 12, respectively; when the inverter operates in the ac mode 2, 3 operating states are also included, respectively: the operation state 1, the operation state 2, and the operation state 3 are shown in fig. 13, fig. 14, and fig. 15, respectively. The principle of each operating state will be described below by taking phase a as an example, and B, C has the same principle.
Operating state 1 of ac mode 1: a drive signal is applied to switch module a1 such that when current flows from the inverter to the load, the current flows through the path S of switch module a1A1And a load ZA1As shown by the dotted line in fig. 10. At this time, the load ZA1Is connected to the positive terminal P of the direct current busbusAt a potential of
Figure BDA0002807645270000091
When the current flows from the load to the inverter, the path through which the current flows is the load ZA1And D of switch module A1A1As indicated by the long dashed line in fig. 10, when the load Z is presentA1Is still at a potential of
Figure BDA0002807645270000092
Operating state 2 of ac mode 1: the driving signals are applied to the switch modules A2, O1 and O2, and when current flows from the inverter to the load, the current flows through the path of the switch moduleS of Block O1O1D of switch module O2O2D of switch module A2A2And a load ZA1As shown by the dotted line in fig. 11. At this time, the load ZA1To a dc neutral point ObusThe potential is 0; when the current flows from the load to the inverter, the path through which the current flows is the load ZA1S of switch module A2A2S of switch module O2O2And D of switch module O1O1As indicated by the long dashed line in fig. 11, when the load Z is presentA1The potential of (a) is still 0.
Operating state 3 of ac mode 1: the driving signals are applied to the switch modules a2, A3 and a4, and when a current flows from the inverter to the load, the current flows through the path D of the switch module a4A4D of switch module A3A3D of switch module A2A2And a load ZA1As shown in dotted lines in fig. 12. At this time, the load ZA1Is connected to the negative electrode end N of the direct current busbusAt a potential of
Figure BDA0002807645270000093
When the current flows from the load to the inverter, the path through which the current flows is the load ZA1S of switch module A2A2S of switch module A3A3And S of switch module A4A4As indicated by the long dashed line in fig. 12, when the load Z is presentA1Is still at a potential of
Figure BDA0002807645270000094
Operating state 1 of ac mode 2: the driving signals are applied to the switch modules a1, a2 and A3, and when a current flows from the inverter to the load, the current flows through the path S of the switch module a1A1S of switch module A2A2S of switch module A3A3And a load ZA2As shown by the dotted line in fig. 13. At this time, the load ZA2Is connected to the positive terminal P of the direct current busbusAt a potential of
Figure BDA0002807645270000095
When current flows from the load to the inverter, current flowsThe path being a load ZA2D of switch module A3A3D of switch module A2A2And D of switch module A1A1As indicated by the long dashed line in fig. 13, when the load Z is presentA2Is still at a potential of
Figure BDA0002807645270000096
Operating state 2 of ac mode 2: the driving signals are applied to the switching modules a3, O1 and O2, and when a current flows from the inverter to the load, the current flows through the path S of the switching module O1O1D of switch module O2O2S of switch module A3A3And a load ZA2As shown by the dotted line in fig. 14. At this time, the load ZA2To a dc neutral point ObusThe potential is 0; when the current flows from the load to the inverter, the path through which the current flows is the load ZA2D of switch module A3A3S of switch module O2O2And D of switch module O1O1As indicated by the long dashed line in fig. 14, when the load Z is presentA2The potential of (a) is still 0.
Operating state 3 of ac mode 2: a drive signal is applied to switch module a4 such that when current flows from the inverter to the load, the current flows through switch module a4 at DA4And a load ZA2As shown by the dotted line in fig. 15. At this time, the load ZA2Is connected to the negative electrode end N of the direct current busbusAt a potential of
Figure BDA0002807645270000101
When the current flows from the load to the inverter, the path through which the current flows is the load ZA2And S of switch module A4A4As indicated by the long dashed line in fig. 15, when the load Z is presentA2Is still at a potential of
Figure BDA0002807645270000102
Table 1 summarizes the above analysis and lists the switch module state versus output level. In table 1, "ON" indicates that the switch module is in an ON state, and "OFF" indicates that the switch module is in an OFF stateState, "-" indicates an operating state not allowed by the switch module; "P" indicates an output of
Figure BDA0002807645270000103
"O" represents an operating state with an output of 0, and "N" represents an operating state with an output of 0
Figure BDA0002807645270000104
The operating state of (c).
The insulated gate bipolar transistors of the 18 switch modules of the three-phase three-level double-output inverter with the boosting capacity can also adopt other fully-controlled power semiconductor power devices. The components related to the invention are all commercial products.
TABLE 1 relationship between switch module state and output level in three-phase three-level dual-output inverter with boost capability (take phase A as an example)
Figure BDA0002807645270000105
Figure BDA0002807645270000111
3) Adopting carrier wave PWM modulation;
for the three-phase three-level dual-output inverter with the boosting capability, carrier wave PWM modulation is adopted for explanation. The carrier waves are two groups of triangular waves with the same frequency and phase and the amplitude of 1, which are stacked up and down, and the upper and lower triangular carrier waves are respectively represented by vcar1And vcar2As shown in fig. 16; v for three-phase modulated wave of inverter stage 1a1 *、vb1 *、vc1 *V for three-phase modulated wave of inverter stage 2a2 *、vb2 *、vc2 *Expressed by the formulas (1) and (2), respectively:
Figure BDA0002807645270000112
Figure BDA0002807645270000113
wherein m is1And m2The modulation degrees of the inverter stage 1 and the inverter stage 2 respectively; omega1And ω2The angular frequencies of the output voltages of inverter stage 1 and inverter stage 2, respectively.
As shown in fig. 17, an outer envelope v of the modulated wave of the inverter stage 1 is defined1And the envelope v of the modulated wave of inverter stage 22As shown in formula (3) and formula (4), respectively:
v1=max{va1 *,vb1 *,vc1 *} (3)
v2=min{va2 *,vb2 *,vc2 *} (4)
wherein max represents taking the maximum value, and min represents taking the minimum value.
With v in FIG. 16a1 *And va2 *The modulation method of carrier PWM is explained as an example (in fig. 16, the triangular carrier frequency is about 6 times the frequency of the sinusoidal modulation wave, and this multiple is large in the actual modulation). When v isa1 *≥vcar1The A-phase of inverter stage 1 outputs the P-state, i.e. output, in time
Figure BDA0002807645270000114
An electric potential; when v iscar2≤va1 *<vcar1In time, the A phase of the inverter stage 1 outputs an O state, namely 0 potential is output; when v isa1 *<vcar2The A-phase of inverter stage 1 outputs N-states, i.e. outputs
Figure BDA0002807645270000121
And (4) electric potential. When v isa2 *≥vcar1The A-phase of inverter stage 2 outputs the P-state, i.e. output, in time
Figure BDA0002807645270000122
An electric potential; when v iscar2≤va2 *<vcar1In time, the A phase of the inverter stage 2 outputs an O state, namely 0 potential is output; when v isa2 *<vcar2The A-phase of inverter stage 2 outputs N-states, i.e. outputs
Figure BDA0002807645270000123
And (4) electric potential. The driving signals of the switch modules a 1-a 4, the switch module O1 and the switch module O2 can be further obtained by the above analysis in combination with table 1. B. The same applies to phase C.
It should be noted that, due to the limitation of the three-phase three-level dual-output inverter structure with boosting capability, in order to avoid generating the invalid operating state in table 1 to distort the output waveform, the modulation waveforms of the inverter stage 1 and the inverter stage 2 should satisfy the relationship shown in formula (5).
Figure BDA0002807645270000124
As shown in fig. 17, the envelope v of the modulated wave using the inverter stage 11And the upper triangular carrier vcar1Comparison at v1The shadow area of the upper part satisfies v1<vcar1The phase a, the phase B and the phase C of the inverter stage 1 do not output the P state, that is, the switch module a1, the switch module B1 and the switch module C1 are not turned on. At this time, the dc boost unit T1 is coupled to the capacitor C1Discharge, capacitance C1The voltage rises; outer envelope v of the modulated wave with inverter stage 22And a lower triangular carrier vcar2Comparison at v2The shadow area of the lower part satisfies v2≥vcar2The inverter stage 2 does not output N states in phase a, phase B, and phase C, i.e., the switch module a4, the switch module B4, and the switch module C4 are all non-conductive. At this time, the dc boost unit T2 is coupled to the capacitor C2Discharge, capacitance C2The voltage rises.
In order to verify the feasibility of the three-phase three-level dual-output inverter with the boosting capacity and the effectiveness of a modulation method of carrier PWM, simulation is carried out through MATLAB/SimulinkAnd (6) verifying. The first set of simulation parameters is as follows: the carrier frequency is 10 kHz; the voltages of the two direct-current voltage sources are both 15V; the modulation degree of the inverter stage 1 is 0.7, and the frequency is 100 Hz; the modulation degree of the inverter stage 2 is 0.7, and the frequency is 100 Hz; the three-phase load resistance of the inverter stage 1 is 10 omega, and the inductance is 5 mH; the three-phase load resistance of the inverter stage 2 is 10 Ω, and the inductance is 5 mH. The second set of simulation parameters is as follows: the carrier frequency is 10 kHz; the voltages of the two direct-current voltage sources are both 15V; the modulation degree of the inverter stage 1 is 0.5, and the frequency is 120 Hz; the modulation degree of the inverter stage 2 is 0.5, and the frequency is 100 Hz; the three-phase load resistance of the inverter stage 1 is 10 omega, and the inductance is 5 mH; the three-phase load resistance of the inverter stage 2 is 10 Ω, and the inductance is 5 mH. FIG. 18 shows the capacitance C under the first set of simulation parameters after the circuit has been operated to steady state1Voltage waveform diagram of (1) and FIG. 19 is a diagram of a capacitor C2Fig. 20 is a waveform diagram of three-phase output current of the inverter stage 1, fig. 21 is a waveform diagram of three-phase output current of the inverter stage 2, and fig. 22 is an output line voltage u of the inverter stage 1AB1Waveform diagram, FIG. 23 is the output line voltage u of inverter stage 2AB2A waveform diagram; under the second set of simulation parameters, FIG. 24 shows the capacitance C1Voltage waveform diagram of (1), FIG. 25 is a diagram of a capacitor C2Fig. 26 is a waveform diagram of three-phase output current of the inverter stage 1, fig. 27 is a waveform diagram of three-phase output current of the inverter stage 2, and fig. 28 is an output line voltage u of the inverter stage 1AB1Waveform diagram, fig. 29 is the output line voltage u of inverter stage 2AB2And (4) waveform diagrams.
Although the present invention has been described in connection with the accompanying drawings, the present invention is not limited to the above-described embodiments, which are illustrative rather than restrictive, and those skilled in the art can make other forms without departing from the spirit of the present invention, which fall within the scope of the present invention.

Claims (2)

1. A three-phase three-level dual-output inverter with boosting capability is characterized in that: it comprises a capacitor C1~C2A DC booster unit T1, a DC booster unit T2, switch modules A1-A4, switch modules B1-B4 and switch modules C1-C4. Switch modules O1-O6; two groups of outputs of the inverter are respectively defined as an inverter stage 1 and an inverter stage 2, and the three-phase load carried by the inverter stage 1 is ZA1、ZB1、ZC1The three-phase load of the inverter stage 2 is ZA2、ZB2、ZC2
The switch modules A1-A4, the switch modules B1-B4, the switch modules C1-C4 and the switch modules O1-O6 have the same structure, and each switch module consists of an insulated gate bipolar transistor and an anti-parallel diode; the anode of a diode of one switch module is connected with the emitter of the insulated gate bipolar transistor, and the cathode of the diode is connected with the collector of the insulated gate bipolar transistor; defining the emitter of the insulated gate bipolar transistor of a switch module as the emitter of the switch module, the collector of the insulated gate bipolar transistor as the collector of the switch module, the switch module being denoted by the symbol Xn, the insulated gate bipolar transistor in the switch module being denoted by the symbol SXnDenotes, symbol SXnThe subscript symbol Xn indicates the switch module in which it is located, and the diode in the switch module is denoted by the symbol DXnDenotes the symbol DXnThe subscript symbol Xn indicates the switch module in which it is located; wherein, when X belongs to { A, B, C }, n belongs to {1, 2, 3, 4 }; when X belongs to { O }, n belongs to {1, 2, 3, 4, 5, 6 };
the direct current boosting unit T1 consists of a direct current voltage source U1An inductor L1And three diodes D1A、D1B、D1CComposition is carried out; DC voltage source U in DC voltage boosting unit T11Negative electrode of (1) and inductor L1Is connected to one end of an inductor L1And the other end of the diode and three diodes D1A、D1B、D1CThe cathodes of the two electrodes are connected; the DC booster unit T2 is composed of a DC voltage source U2An inductor L2And three diodes D2A、D2B、D2CComposition is carried out; DC voltage source U in DC voltage boosting unit T22Positive electrode and inductor L2Is connected to one end of an inductor L2And the other end of the diode and three diodes D2A、D2B、D2CThe anodes of the anode groups are connected;
two capacitors are connected to the DC side, and are respectively called as a capacitor C1And a capacitor C2Capacitor C1Positive pole of the DC bus and the positive pole end P of the DC busbusConnected, capacitor C1Negative electrode of (1) and capacitor C2Is connected with the positive electrode of the capacitor C2Negative pole of (2) and negative pole end N of direct current busbusAre connected and connect the capacitor C1Negative electrode of (1) and capacitor C2The point at which the positive electrodes of (b) are connected is defined as a direct current neutral point Obus(ii) a Positive terminal PbusAnd the negative terminal NbusVoltage between is UdNeutral point ObusPotential 0, positive terminal PbusTo neutral point ObusA voltage of
Figure FDA0002807645260000011
Neutral point ObusAnd the negative terminal NbusA voltage of
Figure FDA0002807645260000012
Collector of switch module A1 and positive terminal P of DC busbusThe emitter of switch module A1 is connected to the collector of switch module A2, the emitter of switch module A2 is connected to the collector of switch module A3, the emitter of switch module A3 is connected to the collector of switch module A4, and the emitter of switch module A4 is connected to the negative terminal N of the DC busbusConnecting;
collector of switch module B1 and positive terminal P of DC busbusThe emitter of switch module B1 is connected to the collector of switch module B2, the emitter of switch module B2 is connected to the collector of switch module B3, the emitter of switch module B3 is connected to the collector of switch module B4, and the emitter of switch module B4 is connected to the negative terminal N of the dc busbusConnecting;
collector of switch module C1 and positive terminal P of DC busbusTo each other, the emitter of switch module C1 is connected to the collector of switch module C2, the emitter of switch module C2 is connected to the collector of switch module C3, the emitter of switch module C3 is connected to the collector of switch module C4The electrodes are connected, and the emitter electrode of the switch module C4 is connected with the negative electrode end N of the direct current busbusConnecting;
collector and DC neutral O of switch module O1busThe emitter of the switch module O1 is connected to the emitter of the switch module O2, and the collector of the switch module O2 is connected to the emitter of the switch module a 2;
collector and DC neutral O of switch module O3busThe emitter of the switch module O3 is connected to the emitter of the switch module O4, and the collector of the switch module O4 is connected to the emitter of the switch module B2;
collector and DC neutral O of switch module O5busThe emitter of the switch module O5 is connected with the emitter of the switch module O6, and the collector of the switch module O6 is connected with the emitter of the switch module C2;
DC voltage source U in DC voltage boosting unit T11Positive pole of the DC bus and the positive pole end P of the DC busbusConnected, diode D in DC boost unit T11AIs connected to the emitter of the switching module a1, diode D in the dc boost unit T11BIs connected to the emitter of the switching module B1, diode D in the dc boost unit T11CIs connected to the emitter of switching module C1;
DC voltage source U in DC voltage boosting unit T22Negative pole of (2) and negative pole end N of direct current busbusConnected, diode D in DC boost unit T22AIs connected to the emitter of the switching module a3, diode D in the dc boost unit T22BIs connected to the emitter of the switching module B3, diode D in the dc boost unit T22CIs connected to the emitter of switching module C3;
three-phase load Z of inverter stage 1A1、ZB1、ZC1Are connected to the connection point of the switch modules a1 and a2, the connection point of the switch modules B1 and B2, and the connection point of the switch modules C1 and C2, respectively, and the other ends thereof are connected together;
three-phase load Z of inverter stage 2A2、ZB2、ZC2Are respectively connected at one endThe connection point to switch modules A3 and a4, the connection point of switch modules B3 and B4, and the connection point of switch modules C3 and C4, which are connected together at their other ends.
2. The three-phase three-level dual-output inverter with boosting capability of claim 1 is characterized in that: the modulation method comprises the following steps:
1) DC boost process, referred to as DC mode
The direct current mode is divided into a direct current mode 1 and a direct current mode 2; in the direct current mode 1, the direct current boosting unit T1 works in an effective working state, and the capacitor C is subjected to direct current1Charging to raise the voltage; in the dc mode 2, the dc boost unit T2 operates in an active operating state for the capacitor C2Charging to raise the voltage;
2) an inversion process, referred to as ac mode;
the alternating current mode is divided into an alternating current mode 1 and an alternating current mode 2, wherein the alternating current mode 1 is that the inverter stage 1 works in an effective working state, and the alternating current mode 2 is that the inverter stage 2 works in an effective working state; in AC mode, the capacitor C1Capacitor C2The direct current voltage on the transformer is converted into two groups of three-phase alternating current voltages;
3) adopting carrier wave PWM modulation;
the carrier waves are two groups of triangular waves with the same frequency and phase and the amplitude of 1, which are stacked up and down, and the upper and lower triangular carrier waves are respectively represented by vcar1And vcar2Represents; v for three-phase modulated wave of inverter stage 1a1 *、vb1 *、vc1 *V for three-phase modulated wave of inverter stage 2a2 *、vb2 *、vc2 *Expressed, the expressions are:
Figure FDA0002807645260000031
Figure FDA0002807645260000032
wherein m is1And m2The modulation degrees of the inverter stage 1 and the inverter stage 2 respectively; omega1And ω2The angular frequencies of the output voltages of the inverter stage 1 and the inverter stage 2 are respectively;
outer envelope v of the modulated wave defining the inverter stage 11And the envelope v of the modulated wave of inverter stage 22The expressions are respectively:
v1=max{va1 *,vb1 *,vc1 *}
v2=min{va2 *,vb2 *,vc2 *}
wherein max represents taking the maximum value, and min represents taking the minimum value;
envelope v of the modulated wave with inverter stage 11And the upper triangular carrier vcar1Comparing the voltage and current of the DC boost unit T1 with the voltage of the capacitor C1The magnitude of boost of (d); outer envelope v of the modulated wave with inverter stage 22And the upper triangular carrier vcar2Comparing the voltage and current of the DC boost unit T2 with the voltage of the capacitor C2The magnitude of boost of (d);
three-phase modulated wave v with inverter stage 1a1 *、vb1 *、vc1 *Respectively associated with upper and lower triangular carriers vcar1And vcar2Comparing, and judging the corresponding output potentials of the A phase, the B phase and the C phase of the inverter stage 1 according to the comparison result; three-phase modulated wave v with inverter stage 2a2 *、vb2 *、vc2 *Respectively associated with upper and lower triangular carriers vcar1And vcar2Comparing, and judging the corresponding output potentials of the A phase, the B phase and the C phase of the inverter stage 2 according to the comparison result; and then according to the output potentials of the inverter stage 1 and the inverter stage 2, driving signals of the switch modules A1-A4, B1-B4, C1-C4 and O1-O6 are obtained, and two groups of three-phase alternating-current voltages with adjustable amplitudes and frequencies are output.
CN202011377950.8A 2020-11-30 2020-11-30 Three-phase three-level double-output inverter with boosting capacity and modulation method thereof Active CN112511030B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011377950.8A CN112511030B (en) 2020-11-30 2020-11-30 Three-phase three-level double-output inverter with boosting capacity and modulation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011377950.8A CN112511030B (en) 2020-11-30 2020-11-30 Three-phase three-level double-output inverter with boosting capacity and modulation method thereof

Publications (2)

Publication Number Publication Date
CN112511030A true CN112511030A (en) 2021-03-16
CN112511030B CN112511030B (en) 2021-10-01

Family

ID=74968573

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011377950.8A Active CN112511030B (en) 2020-11-30 2020-11-30 Three-phase three-level double-output inverter with boosting capacity and modulation method thereof

Country Status (1)

Country Link
CN (1) CN112511030B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112803812A (en) * 2021-03-20 2021-05-14 河北鹏远光电股份有限公司 Motor train unit power supply and control method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104253559A (en) * 2014-10-13 2014-12-31 上海电气集团股份有限公司 Three-level energy storage current transformer
CN105703647A (en) * 2014-11-27 2016-06-22 天津城建大学 Three-level clamping type three-leg 15-switch converter topology structure
US20170331374A1 (en) * 2014-10-02 2017-11-16 Merus Audio Aps A multiple output boost dc-dc power converter
CN110247568A (en) * 2019-06-29 2019-09-17 东北电力大学 A kind of three level dual output inverter topology of three-phase diode clamper type
CN110247567A (en) * 2019-07-08 2019-09-17 山东大学 A kind of low common-mode voltage control method of three-level current transformer and system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170331374A1 (en) * 2014-10-02 2017-11-16 Merus Audio Aps A multiple output boost dc-dc power converter
CN104253559A (en) * 2014-10-13 2014-12-31 上海电气集团股份有限公司 Three-level energy storage current transformer
CN105703647A (en) * 2014-11-27 2016-06-22 天津城建大学 Three-level clamping type three-leg 15-switch converter topology structure
CN110247568A (en) * 2019-06-29 2019-09-17 东北电力大学 A kind of three level dual output inverter topology of three-phase diode clamper type
CN110247567A (en) * 2019-07-08 2019-09-17 山东大学 A kind of low common-mode voltage control method of three-level current transformer and system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112803812A (en) * 2021-03-20 2021-05-14 河北鹏远光电股份有限公司 Motor train unit power supply and control method thereof
CN112803812B (en) * 2021-03-20 2022-04-01 河北鹏远光电股份有限公司 Motor train unit power supply and control method thereof

Also Published As

Publication number Publication date
CN112511030B (en) 2021-10-01

Similar Documents

Publication Publication Date Title
CN111490695B (en) Single-stage low-voltage stress switch capacitance type multi-level inverter topology structure and level modulation method
CN110247568B (en) Three-phase diode clamping type three-level double-output inverter topological structure
CN105305861A (en) Cascaded multilevel inverter
CN115987125A (en) Mixed MMC with doubled level number and modulation method thereof
CN114744898A (en) Hybrid multi-level grid-connected converter based on Si and SiC devices and control method thereof
CN115149831A (en) Common-ground type switched capacitor multi-level inverter
CN112511030B (en) Three-phase three-level double-output inverter with boosting capacity and modulation method thereof
CN112564529B (en) Boost seven-level inverter
CN113078829A (en) MMC topology with interconnected upper bridge arm sub-modules and high-frequency chain and control method
CN116317648A (en) Expandable common-ground type switch capacitor multi-level inverter
CN106208131A (en) Access for new forms of energy and the Multilevel Inverters topological structure of active distribution network
CN113437882B (en) Three-level rectifier based on parallel multi-diode serial bidirectional switch
CN114257107B (en) NPC type three-level inverter circuit
CN111030490B (en) Nine-level inverter of boost type switched capacitor
CN112511029B (en) Three-phase three-level double-output inverter
CN112865562B (en) Single-phase three-switch tube pseudo-totem-pole type three-level rectifier
CN113395001A (en) Hybrid multi-level inverter and motor driver
CN112865580A (en) Non-overlap time single-inductor current inverter and control method and system thereof
CN112701905A (en) Single-phase three-level power factor correction circuit based on pseudo totem-pole structure
Reddivari et al. Differential mode gamma source inverter with reduced switching stresses
CN213783159U (en) Non-isolated single-inductor current type grid-connected inverter without overlapping time
CN112910243B (en) Single-phase three-level pseudo-totem-pole power factor correction circuit
CN114567196B (en) DC/AC converter capable of expanding power level and method
CN114785175A (en) AC/DC multiport three-level converter
CN111740623B (en) 17-level low-voltage stress switch capacitor type inverter and modulation method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant