CN112509467A - Display substrate, electrostatic discharge device and method - Google Patents
Display substrate, electrostatic discharge device and method Download PDFInfo
- Publication number
- CN112509467A CN112509467A CN202011358652.4A CN202011358652A CN112509467A CN 112509467 A CN112509467 A CN 112509467A CN 202011358652 A CN202011358652 A CN 202011358652A CN 112509467 A CN112509467 A CN 112509467A
- Authority
- CN
- China
- Prior art keywords
- display
- capacitor
- display area
- substrate
- discharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0067—Devices for protecting against damage from electrostatic discharge
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The embodiment of the invention relates to the technical field of display device manufacturing, and discloses a display substrate, which comprises: a substrate, a plurality of display regions on the substrate, each display region comprising: a plurality of pixel units; the substrate is also provided with a capacitor, a plurality of discharge lines, a first lead, a second lead, and a first discharge metal and a second discharge metal which are positioned at the edge of the substrate and are not mutually conducted; the pixel units are connected in parallel to the capacitor through a plurality of discharge lines, and each pixel unit is correspondingly connected with one discharge line; one end of the capacitor is connected to the first discharging metal through a first lead wire, and the other end of the capacitor is connected to the second discharging metal through a second lead wire; the first discharge metal and the second discharge metal are used for externally connecting a grounding conductor to discharge static electricity. The display substrate, the static electricity releasing device and the method reduce the complexity of the design of the display substrate, eliminate the influence of static electricity and avoid the circuit damage and the circuit abnormity.
Description
Technical Field
The embodiment of the invention relates to the technical field of manufacturing of display devices, in particular to a display substrate, an electrostatic discharge device and an electrostatic discharge method.
Background
In the production and manufacturing process of the display device, static electricity is easily generated in a plurality of processes, so that the circuit is damaged by explosion, and the circuit is abnormal, thereby causing abnormal display. Therefore, electrostatic protection plays a crucial role in the manufacturing process of display devices. In order to avoid the influence of static electricity on the product quality, in the existing production process, ions Bar or X-Ray are mainly adopted to neutralize the static electricity generated in the process, and the influence of the mounting density, the ion density and the distance from the display substrate cannot be completely eliminated. In the design scheme of the display substrate, an electrostatic discharge assembly composed of a thin film transistor is formed at the tail end of the signal line, but the design is complex; and as the resolution increases, the number of electrostatic discharge elements also increases.
Disclosure of Invention
An object of embodiments of the present invention is to provide a display substrate, an electrostatic discharge apparatus and a method thereof, which reduce the complexity of the design of the display substrate, and simultaneously eliminate the electrostatic influence, thereby avoiding the circuit damage and the circuit abnormality.
To solve the above technical problem, an embodiment of the present invention provides a display substrate, including: a substrate, a plurality of display regions on the substrate, each of the display regions comprising: a plurality of pixel units; the substrate is also provided with a capacitor, a plurality of discharge lines, a first lead, a second lead, and a first discharge metal and a second discharge metal which are positioned at the edge of the substrate and are not mutually conducted; the pixel units are connected in parallel to the capacitor through the discharge lines, and each pixel unit is correspondingly connected with one discharge line; one end of the capacitor is connected to the first discharge metal through the first lead wire, and the other end of the capacitor is connected to the second discharge metal through the second lead wire; the first discharge metal and the second discharge metal are used for externally connecting a grounding conductor to discharge static electricity.
In addition, the plurality of display areas are arranged on the substrate in a plurality of rows and columns; the number of the capacitors is multiple, and each row of the display area corresponds to at least one capacitor; the pixel units in each row of the display area are connected in parallel to the capacitor corresponding to the display area. In the scheme, at least one capacitor is correspondingly arranged for each row, and the plurality of pixel units in each row of display area are connected in parallel to the capacitor corresponding to the display area, so that the situation that the pixel units in all the display areas are connected to the same capacitor to cause overlarge capacitance and difficult preparation in a display substrate with a thin thickness is avoided, and the design difficulty of the display substrate is reduced.
In addition, each row of the display area corresponds to two capacitors, and the two capacitors are arranged along the row direction of the display area and are respectively positioned at two ends of the row of the display area; the pixel units of each row of the display area are respectively connected in parallel to the two capacitors corresponding to the row of the display area. In the scheme, two capacitors are correspondingly arranged for each row of display area, and the plurality of pixel units of each row of display area are respectively connected in parallel to the two capacitors corresponding to the row of the display area, so that the capacity of a single capacitor is further reduced, and the design difficulty of the display substrate is further reduced.
In addition, a plurality of the pixel units in each row of the display area are connected to the capacitor closest to the display area. The scheme can reduce the length of the wiring on the display substrate to the maximum extent and simplify the design complexity of the display substrate.
In addition, a plurality of pixel units in each display area are arranged in a plurality of rows and a plurality of columns; the pixel units of the odd columns in each display area are connected in parallel to the capacitor at one end of the row where the display area is located, and the pixel units of the even columns are connected to the capacitor at the other end of the row where the display area is located.
In addition, a plurality of pixel units in each display area are arranged in a plurality of rows and a plurality of columns; the display device comprises a plurality of capacitors, and pixel units of odd columns in each display area and pixel units of even columns in each display area are respectively connected to different capacitors in parallel. The scheme provides another condition for avoiding electrostatic discharge of other pixels influenced by damage of pixel units of any row.
In addition, the number of the capacitors is multiple, and the capacitors are arranged in a mode of avoiding the display area.
In addition, the plurality of pixel units of each display area are connected in parallel to the capacitor closest to the display area.
An embodiment of the present invention also provides an electrostatic discharge device including: the display substrate of any of claims 1 to 8, a stage, the stage comprising: a ground conductor; the ground conductor electrically connects the first discharge metal and the second discharge metal of the display substrate.
An embodiment of the present invention also provides an electrostatic discharge method, including: providing a stage, the stage comprising: a ground conductor; and placing the display substrate on a carrying platform, wherein the grounding conductor is connected with the first discharge metal and the second discharge metal.
Compared with the prior art, the embodiment of the invention provides a display substrate, which comprises a substrate and a plurality of display areas arranged on the substrate, wherein each display area comprises: a plurality of pixel units; the substrate is also provided with a capacitor, a plurality of discharge lines, a first lead, a second lead, a first discharge metal and a second discharge metal which are positioned at the edge of the substrate and are not mutually conducted, the plurality of pixel units are connected in parallel to the capacitor through the plurality of discharge lines, and each pixel unit is correspondingly connected with one discharge line; one end of the capacitor is connected to the first discharging metal through a first lead wire, and the other end of the capacitor is connected to the second discharging metal through a second lead wire; the first discharge metal and the second discharge metal are used for externally connecting a grounding conductor to discharge static electricity.
The pixel units in any row are damaged without affecting the electrostatic discharge of other pixels because the pixel units are connected in parallel to the capacitor through the discharge lines; in the scheme, the first discharge metal and the second discharge metal are adopted to release static electricity stored in the capacitor so as to eliminate the influence of the static electricity and avoid circuit damage and circuit abnormity; and the first discharge metal and the second discharge metal are adopted instead of adopting a thin film transistor as the electrostatic discharge assembly, so that the complexity of the design of the display substrate is greatly reduced.
Drawings
One or more embodiments are illustrated by way of example in the accompanying drawings, which correspond to the figures in which like reference numerals refer to similar elements and which are not to scale unless otherwise specified.
Fig. 1 is a schematic structural view of a display substrate according to a first embodiment of the present invention;
FIG. 2 is a schematic structural diagram of a display substrate according to a second embodiment of the present invention;
fig. 3 is a schematic flow chart of a method for discharging static electricity according to a fourth embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the embodiments of the present invention will be described in detail below with reference to the accompanying drawings. However, it will be appreciated by those of ordinary skill in the art that numerous technical details are set forth in order to provide a better understanding of the present application in various embodiments of the present invention. However, the technical solution claimed in the present application can be implemented without these technical details and various changes and modifications based on the following embodiments.
A first embodiment of the present invention relates to a display substrate, and the core of the present embodiment is a display substrate including: a substrate, a plurality of display regions on the substrate, each display region comprising: a plurality of pixel units; the substrate is also provided with a capacitor, a plurality of discharge lines, a first lead, a second lead, a first discharge metal and a second discharge metal which are positioned at the edge of the substrate and are not mutually conducted, the plurality of pixel units are connected in parallel to the capacitor through the plurality of discharge lines, and each pixel unit is correspondingly connected with one discharge line; one end of the capacitor is connected to the first discharging metal through a first lead wire, and the other end of the capacitor is connected to the second discharging metal through a second lead wire; the first discharge metal and the second discharge metal are used for externally connecting a grounding conductor to discharge static electricity.
The pixel units in any row are damaged without affecting the electrostatic discharge of other pixels because the pixel units are connected in parallel to the capacitor through the discharge lines; in the scheme, the first discharge metal and the second discharge metal are adopted to release static electricity stored in the capacitor so as to eliminate the influence of the static electricity and avoid circuit damage and circuit abnormity; and the first discharge metal and the second discharge metal are adopted instead of adopting a thin film transistor as the electrostatic discharge assembly, so that the complexity of the design of the display substrate is greatly reduced.
The following description specifically describes implementation details of the display substrate of the present embodiment, and the following description is provided only for the sake of understanding and is not necessary for implementing the present embodiment.
Fig. 1 is a schematic structural view of a display substrate in this embodiment:
the display substrate includes: a substrate 1 and a plurality of display regions 10 located on the substrate 1, each display region 10 comprising a plurality of pixel cells 11. The plurality of display regions 10 are not adjacent to each other, so that after the manufacturing is completed, the display devices can be obtained by cutting along the spacing regions between the display regions 10, and each display device includes one display region 10.
In this embodiment, a capacitor C, a plurality of discharge lines 2, a first lead 3, a second lead 4, and a first discharge metal 5 and a second discharge metal 6 located at the edge of the substrate and not electrically connected to each other are disposed on the substrate 1. Each pixel unit 11 is correspondingly connected with one discharge line 2, the plurality of pixel units 11 of each display area 10 are connected in parallel to a capacitor C through the discharge lines 2, one end of the capacitor C is connected to the first discharge metal 5 through a first lead 3, and the other end of the capacitor C is connected to the second discharge metal 6 through a second lead 4. Therefore, in the process of preparing the display substrate, the static electricity of the pixel unit 11 in the display area 10 is stored in the capacitor C, and the first discharging metal 5 and the second discharging metal 6 are externally connected with the grounding conductor at the same time to form a discharging loop so as to release the static electricity stored in the capacitor C, thereby eliminating the influence of the static electricity, and avoiding the circuit damage and the circuit abnormity. Since the plurality of pixel units 11 are connected in parallel to the capacitor C through the plurality of discharge lines 2, the damage of the pixel units 11 in any row does not affect the electrostatic discharge of other pixels; in addition, in the embodiment, the first discharge metal 5 and the second discharge metal 6 are adopted as the electrostatic discharge component, rather than adopting the thin film transistor as the electrostatic discharge component, so that the complexity and the cost of the design of the display substrate are greatly reduced.
Further, a plurality of display regions 10 are arranged in a plurality of rows and columns on the substrate 1; the number of the capacitors C is multiple, and each row of the display area 10 corresponds to at least one capacitor C; the plurality of pixel units 11 in each row of the display area 10 are connected in parallel to the capacitor C corresponding to the display area 10.
Specifically, a plurality of capacitors C are provided, and the plurality of capacitors C are provided so as to be away from the display region 10. For example, the capacitor C is disposed at an edge position of the display substrate, and the plurality of display regions 10 are arranged in an array on the substrate 1. Each row of display areas 10 corresponds to at least one capacitor C, for example: at least one common capacitor C is arranged on the left side (or right side) of each row of display areas 10, and the pixel units 11 in the display areas 10 of the row are connected in parallel to the capacitor C on the left side (or right side) of the display areas 10 through the discharge line 2. Thus, at least one capacitor C is correspondingly arranged for each row, and the plurality of pixel units 11 in each row of the display area 10 are connected in parallel to the capacitor C corresponding to the display area 10, so that the situation that the capacitor C is too large and difficult to prepare in a display substrate with a thin thickness due to the fact that the pixel units 11 of all the display areas 10 are connected to the same capacitor C is avoided, and the design difficulty of the display substrate is reduced.
It should be noted that, in practical applications, at least one capacitor C may be corresponding to each column of the display area 10; the plurality of pixel units 11 in each column of the display area 10 are connected in parallel to the capacitor C corresponding to the display area 10. At least one common capacitor C is arranged at the lower side (or the upper side) of each column of the display area 10, and the pixel units 11 in the display area 10 of the column are connected in parallel to the capacitor C at the lower side (or the upper side) of the display area 10 through the discharge line 2. Therefore, at least one capacitor C is correspondingly arranged for each row, and the plurality of pixel units 11 in each row of the display area 10 are connected in parallel to the capacitor C corresponding to the display area 10, so that the situation that the capacitor C is too large and difficult to prepare in a display substrate with a thin thickness due to the fact that the pixel units 11 of all the display areas 10 are connected to the same capacitor C is avoided, and the design difficulty of the display substrate is reduced.
If the number of display regions 10 in one row or one column is small, at least two or more capacitors C may be provided for the display regions 10 in multiple rows/columns.
Furthermore, each row display area 10 corresponds to two capacitors C, and the two capacitors C are arranged along the row direction of the display area 10 and are respectively located at two ends of the row of the display area 10; the plurality of pixel units 11 of each row of the display area 10 are respectively connected in parallel to two capacitors C corresponding to the row of the display area 10.
As shown in fig. 1, in this scheme, two capacitors C are correspondingly disposed for each row of display area 10, and the plurality of pixel units 11 of each row of display area 10 are respectively connected in parallel to the two capacitors C corresponding to the row of display area 10, so as to further reduce the capacity of a single capacitor C, and further reduce the design difficulty of the display substrate.
Preferably, the plurality of pixel units 11 in each row of the display area 10 are connected to the capacitor C closest to the display area 10.
Specifically, the pixel units 11 in the display regions 10 of each row are connected to the capacitor C located at both ends of the row where the display region 10 is located and closest to the display region 10. For example, the display substrate is divided into a left display area 10 and a right display area 10 along a longitudinal center line of the display substrate, and assuming that two capacitors C are correspondingly disposed in each row of the display area 10 and located on the left and right sides of the display substrate, respectively, the pixel unit 11 of the left display area 10 is connected to the left capacitor C corresponding to the row of the display area 10; the pixel cells 11 of the right display area 10 are connected to the right capacitor C corresponding to the row of the display area 10. Therefore, the length of the wiring on the display substrate can be reduced to the greatest extent, and the design complexity of the display substrate is simplified.
It should be noted that, in practical applications, two capacitors C may be correspondingly disposed for each column of the display area 10, and the plurality of pixel units 11 of each column of the display area 10 are respectively connected in parallel to the two capacitors C corresponding to the row of the display area 10, so as to further reduce the capacity of a single capacitor C, and further reduce the design difficulty of the display substrate.
At this time, dividing along a horizontal center line of the display substrate to divide the display substrate into an upper display area 10 and a lower display area 10, assuming that two capacitors C are correspondingly arranged in each row of the display area 10, and the two capacitors C are respectively located at the upper and lower sides of the display substrate, the pixel unit 11 of the upper display area 10 is connected to the upper capacitor C corresponding to the row of the display area 10; the pixel cells 11 of the lower display area 10 are connected to the lower capacitors C corresponding to the columns of the display area 10. Therefore, the length of the wiring on the display substrate can be reduced to the greatest extent, and the design complexity of the display substrate is simplified.
Compared with the related art, the embodiment of the invention provides the display substrate, as the plurality of pixel units 11 are connected in parallel to the capacitor C through the plurality of discharge lines 2, the damage of the pixel units 11 in any row does not affect the electrostatic discharge of other pixels; in the scheme, the first discharging metal 5 and the second discharging metal 6 are adopted to release static electricity stored in the capacitor C so as to eliminate the influence of the static electricity and avoid circuit damage and circuit abnormity; in the related technology, the static electricity discharge component formed by the thin film transistor is adopted, and the static electricity accumulated in the whole display substrate in the manufacturing process can be discharged by the thin film transistor which needs to have current after the manufacturing process is finished; in the scheme, the first discharging metal 5 and the second discharging metal 6 are externally connected with the grounding conductor to release static electricity, and the first discharging metal 5 and the second discharging metal 6 can be grounded in each process, so that the static electricity can be released in each process. In addition, the first discharging metal 5 and the second discharging metal 6 are adopted in the scheme, and a thin film transistor is not adopted as an electrostatic discharge assembly, so that the complexity of the design of the display substrate is greatly reduced.
The second embodiment of the present invention relates to a display substrate, which is substantially the same as the first embodiment, except that in this scheme, pixel units in odd columns and pixel units in even columns in each display area are respectively connected in parallel to different capacitors, so as to provide another scheme for avoiding electrostatic discharge of other pixels due to damage of pixel units in any row.
As shown in fig. 2, a plurality of pixel units 11 in each display region 10 are arranged in a plurality of rows and a plurality of columns; the number of the capacitors C is plural, and the pixel units 11 in the odd-numbered columns in each display area 10 and the pixel units 11 in the even-numbered columns in each display area 10 are respectively connected in parallel to different capacitors C. Compared with the signal line of the display area 10 connected with the capacitor C in the related art, the electrostatic discharge affecting other pixel units in the row where the signal line is located due to the damage of the single pixel unit 11 in any row is avoided.
Furthermore, two capacitors C are correspondingly disposed for each row of display area 10, and the plurality of pixel units 11 of each row of display area 10 are respectively connected in parallel to the two capacitors C corresponding to the row of display area 10, so as to further reduce the capacity of a single capacitor C, and further reduce the design difficulty of the display substrate. At this time, the pixel units 11 in the odd columns in each display area 10 are connected in parallel to the capacitor C at one end of the row in which the display area 10 is located, and the pixel units 11 in the even columns are connected to the capacitor C at the other end of the row in which the display area 10 is located.
Compared with the related art, the display substrate provided in the embodiment of the invention has the advantages that the pixel units 11 in the odd columns and the pixel units 11 in the even columns in each display area 10 are respectively connected in parallel to different capacitors C, and another condition that the damage of the pixel units 11 in any row is avoided to influence the electrostatic discharge of other pixels is provided.
A third embodiment of the present invention relates to an electrostatic discharge apparatus including: in the display substrate and the stage according to any one of the above embodiments, the stage includes: a ground conductor; the ground conductor electrically connects the first discharge metal and the second discharge metal of the display substrate.
The first discharge metal and the second discharge metal can be connected to the grounding conductor in the whole process, so that the static electricity of the display substrate can be released in the whole process; the first discharge metal and the second discharge metal may be connected to the ground conductor at the beginning or end of the process, while the ground conductor is not connected during the process, the static electricity of the pixel unit in the display area of the display substrate is stored in the capacitor on the display substrate during the process, and the first discharge metal and the second discharge metal are connected to the ground conductor to discharge the static electricity before the process is ended or the next process is started.
A fourth embodiment of the present invention relates to an electrostatic discharge method, and a flow chart of the present embodiment is shown in fig. 3, and includes:
step 101: providing a stage, the stage comprising: a ground conductor.
Step 102: the display substrate in the first or second embodiment described above is placed on a stage, and the ground conductor connects the first discharge metal and the second discharge metal.
Specifically, the display substrate in the first or second embodiment is placed on the carrier, and the first discharge metal and the second discharge metal in the display substrate are connected to the ground conductor in the whole process, so that the static electricity of the display substrate can be released in the whole process to eliminate the static electricity influence and avoid circuit damage and circuit abnormality.
It will be understood by those of ordinary skill in the art that the foregoing embodiments are specific examples for carrying out the invention, and that various changes in form and details may be made therein without departing from the spirit and scope of the invention in practice.
Claims (10)
1. A display substrate, comprising:
a substrate, a plurality of display regions on the substrate, each of the display regions comprising: a plurality of pixel units;
the substrate is also provided with a capacitor, a plurality of discharge lines, a first lead, a second lead, and a first discharge metal and a second discharge metal which are positioned at the edge of the substrate and are not mutually conducted;
the pixel units are connected in parallel to the capacitor through the discharge lines, and each pixel unit is correspondingly connected with one discharge line;
one end of the capacitor is connected to the first discharge metal through the first lead wire, and the other end of the capacitor is connected to the second discharge metal through the second lead wire; the first discharge metal and the second discharge metal are used for externally connecting a grounding conductor to discharge static electricity.
2. The display substrate of claim 1, wherein a plurality of the display regions are arranged in a plurality of rows and columns on the substrate;
the number of the capacitors is multiple, and each row of the display area corresponds to at least one capacitor;
the pixel units in each row of the display area are connected in parallel to the capacitor corresponding to the display area.
3. The display substrate according to claim 2, wherein each row of the display area corresponds to two capacitors, and the two capacitors are disposed along a row direction of the display area and respectively located at two ends of the row of the display area;
the pixel units of each row of the display area are respectively connected in parallel to the two capacitors corresponding to the row of the display area.
4. The display substrate of claim 3, wherein a plurality of the pixel units in each row of the display area are connected to the capacitor closest to the display area.
5. The display substrate according to claim 3, wherein a plurality of the pixel units in each of the display regions are arranged in a plurality of rows and a plurality of columns;
the pixel units of the odd columns in each display area are connected in parallel to the capacitor at one end of the row where the display area is located, and the pixel units of the even columns are connected to the capacitor at the other end of the row where the display area is located.
6. The display substrate of claim 1, wherein a plurality of the pixel units in each of the display regions are arranged in a plurality of rows and a plurality of columns;
the display device comprises a plurality of capacitors, and pixel units in odd rows in each display area and pixel units in even rows in each display area are respectively connected to different capacitors in parallel.
7. The display substrate of claim 1, wherein the capacitor is a plurality of capacitors, and the plurality of capacitors are disposed away from the display area.
8. The display substrate according to claim 1, wherein the plurality of pixel units of each of the display regions are connected in parallel to the capacitor closest to the display region.
9. An electrostatic discharge apparatus, comprising: the display substrate of any of claims 1 to 8, a stage, the stage comprising: a ground conductor;
the ground conductor electrically connects the first discharge metal and the second discharge metal of the display substrate.
10. An electrostatic discharge method, comprising: providing a stage, the stage comprising: a ground conductor;
the display substrate according to any one of claims 1 to 8, wherein the ground conductor connects the first discharge metal and the second discharge metal, and is placed on a stage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011358652.4A CN112509467B (en) | 2020-11-27 | 2020-11-27 | Display substrate, electrostatic discharge device and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011358652.4A CN112509467B (en) | 2020-11-27 | 2020-11-27 | Display substrate, electrostatic discharge device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112509467A true CN112509467A (en) | 2021-03-16 |
| CN112509467B CN112509467B (en) | 2022-03-08 |
Family
ID=74966852
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011358652.4A Active CN112509467B (en) | 2020-11-27 | 2020-11-27 | Display substrate, electrostatic discharge device and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112509467B (en) |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030051032A (en) * | 2001-12-20 | 2003-06-25 | 주식회사 하이닉스반도체 | Electrostatic discharge protection circuit |
| KR20050024948A (en) * | 2003-09-05 | 2005-03-11 | 삼성전자주식회사 | Thin film transistor substrate |
| US20050078232A1 (en) * | 2003-10-09 | 2005-04-14 | Au Optronics Corp. | Protecting structure for electrostatic discharge |
| US20060077162A1 (en) * | 2004-10-11 | 2006-04-13 | Jui-Yuan Chou | Thin film transistor array plate, liquid crystal display panel and method of preventing electrostatic discharge |
| CN101369586A (en) * | 2007-08-16 | 2009-02-18 | 中华映管股份有限公司 | Active element array substrate |
| CN101556387A (en) * | 2008-04-11 | 2009-10-14 | 群康科技(深圳)有限公司 | Liquid crystal display panel |
| CN102801902A (en) * | 2011-05-23 | 2012-11-28 | 索尼公司 | Signal transmission device and imaging display system |
| US20140335653A1 (en) * | 2010-09-10 | 2014-11-13 | Semiconductor Energy Laboratory Co., Ltd. | Transistor, liquid crystal display device, and manufacturing method thereof |
| CN108492761A (en) * | 2018-03-29 | 2018-09-04 | 上海中航光电子有限公司 | A kind of display panel and electronic equipment |
| CN208904019U (en) * | 2018-11-22 | 2019-05-24 | 京东方科技集团股份有限公司 | Display base plate, ESD protection circuit and display device |
| CN109935571A (en) * | 2019-04-02 | 2019-06-25 | 京东方科技集团股份有限公司 | Display base plate and preparation method thereof, crack detecting method, display device |
| CN209132559U (en) * | 2019-01-09 | 2019-07-19 | 北京京东方技术开发有限公司 | A kind of display base plate, display device |
| CN111180442A (en) * | 2020-02-06 | 2020-05-19 | 京东方科技集团股份有限公司 | Array substrate, preparation method thereof and display device |
-
2020
- 2020-11-27 CN CN202011358652.4A patent/CN112509467B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030051032A (en) * | 2001-12-20 | 2003-06-25 | 주식회사 하이닉스반도체 | Electrostatic discharge protection circuit |
| KR20050024948A (en) * | 2003-09-05 | 2005-03-11 | 삼성전자주식회사 | Thin film transistor substrate |
| US20050078232A1 (en) * | 2003-10-09 | 2005-04-14 | Au Optronics Corp. | Protecting structure for electrostatic discharge |
| US20060077162A1 (en) * | 2004-10-11 | 2006-04-13 | Jui-Yuan Chou | Thin film transistor array plate, liquid crystal display panel and method of preventing electrostatic discharge |
| CN101369586A (en) * | 2007-08-16 | 2009-02-18 | 中华映管股份有限公司 | Active element array substrate |
| CN101556387A (en) * | 2008-04-11 | 2009-10-14 | 群康科技(深圳)有限公司 | Liquid crystal display panel |
| US20140335653A1 (en) * | 2010-09-10 | 2014-11-13 | Semiconductor Energy Laboratory Co., Ltd. | Transistor, liquid crystal display device, and manufacturing method thereof |
| CN102801902A (en) * | 2011-05-23 | 2012-11-28 | 索尼公司 | Signal transmission device and imaging display system |
| CN108492761A (en) * | 2018-03-29 | 2018-09-04 | 上海中航光电子有限公司 | A kind of display panel and electronic equipment |
| CN208904019U (en) * | 2018-11-22 | 2019-05-24 | 京东方科技集团股份有限公司 | Display base plate, ESD protection circuit and display device |
| CN209132559U (en) * | 2019-01-09 | 2019-07-19 | 北京京东方技术开发有限公司 | A kind of display base plate, display device |
| CN109935571A (en) * | 2019-04-02 | 2019-06-25 | 京东方科技集团股份有限公司 | Display base plate and preparation method thereof, crack detecting method, display device |
| CN111180442A (en) * | 2020-02-06 | 2020-05-19 | 京东方科技集团股份有限公司 | Array substrate, preparation method thereof and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112509467B (en) | 2022-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112201165B (en) | Display device and electronic apparatus | |
| CN108389516B (en) | Special-shaped display screen and display device | |
| US20170160604A1 (en) | Thin film transistor array substrate, liquid crystal display panel and display device | |
| CN101144950B (en) | Display device and manufacturing method thereof | |
| CN105549288B (en) | Array substrate, preparation method thereof and display device | |
| CN112509467B (en) | Display substrate, electrostatic discharge device and method | |
| US10614735B2 (en) | Flexible GOA display panel and method of manufacturing the same | |
| CN111427475B (en) | Touch module, touch display screen and manufacturing method of touch display screen | |
| JP3776138B2 (en) | Manufacturing method of electronic device | |
| EP1075026A2 (en) | Multilayer circuit board layout | |
| CN110707065B (en) | Array substrate and display panel | |
| US10998397B2 (en) | Capacitor structure with low capacitance | |
| CN103167748A (en) | Method of manufacturing circuit board | |
| CN114299820B (en) | Array substrate and display panel | |
| DE10250156A1 (en) | Memory module and memory arrangement with branch-free signal lines and distributed capacitive loads | |
| DE2022895C3 (en) | ||
| CN103874322B (en) | Metal wire layout structure on insulation layer and preparation method thereof | |
| CN112582431A (en) | GOA circuit and preparation method thereof | |
| CN111243476A (en) | Display device | |
| CN111999951B (en) | Electrostatic protection circuit and method of display panel, display panel and display device | |
| WO2024021021A1 (en) | Display substrate and manufacturing method therefor, and display device | |
| CN111524858B (en) | Hole digging structure and method for metal wire | |
| US7679662B2 (en) | Solid-state imaging element and solid-state imaging device | |
| CN115377055A (en) | Semiconductor structure | |
| CN116936330A (en) | Two-dimensional position sensitive anode for microchannel plate detector |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |