CN112506468A - 支持高吞吐多精度乘法运算的risc-v通用处理器 - Google Patents
支持高吞吐多精度乘法运算的risc-v通用处理器 Download PDFInfo
- Publication number
- CN112506468A CN112506468A CN202011424890.0A CN202011424890A CN112506468A CN 112506468 A CN112506468 A CN 112506468A CN 202011424890 A CN202011424890 A CN 202011424890A CN 112506468 A CN112506468 A CN 112506468A
- Authority
- CN
- China
- Prior art keywords
- precision
- register
- multiplication
- data
- vector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101100098479 Caenorhabditis elegans glp-4 gene Proteins 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 6
- 238000004364 calculation method Methods 0.000 abstract description 4
- 238000000034 method Methods 0.000 abstract description 3
- 238000013461 design Methods 0.000 description 7
- 238000013528 artificial neural network Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
- G06F7/487—Multiplying; Dividing
- G06F7/4876—Multiplying
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30181—Instruction operation extension or modification
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Nonlinear Science (AREA)
- Complex Calculations (AREA)
Abstract
Description
Claims (5)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011424890.0A CN112506468B (zh) | 2020-12-09 | 2020-12-09 | 支持高吞吐多精度乘法运算的risc-v通用处理器 |
PCT/CN2021/073517 WO2022121090A1 (zh) | 2020-12-09 | 2021-01-25 | 支持高吞吐多精度乘法运算的处理器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011424890.0A CN112506468B (zh) | 2020-12-09 | 2020-12-09 | 支持高吞吐多精度乘法运算的risc-v通用处理器 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112506468A true CN112506468A (zh) | 2021-03-16 |
CN112506468B CN112506468B (zh) | 2023-04-28 |
Family
ID=74971549
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011424890.0A Active CN112506468B (zh) | 2020-12-09 | 2020-12-09 | 支持高吞吐多精度乘法运算的risc-v通用处理器 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN112506468B (zh) |
WO (1) | WO2022121090A1 (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113722669A (zh) * | 2021-11-03 | 2021-11-30 | 海光信息技术股份有限公司 | 数据处理方法、装置、设备及存储介质 |
CN114117896A (zh) * | 2021-11-09 | 2022-03-01 | 上海交通大学 | 面向超长simd管线的二值规约优化实现方法及系统 |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5673407A (en) * | 1994-03-08 | 1997-09-30 | Texas Instruments Incorporated | Data processor having capability to perform both floating point operations and memory access in response to a single instruction |
US5923871A (en) * | 1996-08-07 | 1999-07-13 | Elbrus International | Multifunctional execution unit having independently operable adder and multiplier |
WO2002084451A2 (en) * | 2001-02-06 | 2002-10-24 | Victor Demjanenko | Vector processor architecture and methods performed therein |
WO2003093974A2 (fr) * | 2002-04-30 | 2003-11-13 | Gemplus | Procede de multiplication modulaire |
CN1492316A (zh) * | 2003-09-09 | 2004-04-28 | 大唐微电子技术有限公司 | 一种蒙格玛丽模乘算法及其模乘、模幂运算电路 |
CN1702613A (zh) * | 2004-03-02 | 2005-11-30 | 三星电子株式会社 | 蒙哥马利模乘法器 |
CN101162423A (zh) * | 2007-11-20 | 2008-04-16 | 浙江大学 | 一种支持多模式的媒体增强流水线乘法单元设计方法 |
CN101894096A (zh) * | 2010-06-24 | 2010-11-24 | 复旦大学 | 一种适用于cmmb和dvb-h/t的fft运算电路结构 |
CN101916180A (zh) * | 2010-08-11 | 2010-12-15 | 中国科学院计算技术研究所 | Risc处理器中执行寄存器类型指令的方法和其系统 |
US20140082328A1 (en) * | 2012-09-14 | 2014-03-20 | Intel Corporation | Method and apparatus to process 4-operand simd integer multiply-accumulate instruction |
CN104156195A (zh) * | 2014-08-19 | 2014-11-19 | 中国航天科技集团公司第九研究院第七七一研究所 | 扩展双精度的80位浮点处理单元在处理器中的集成系统及方法 |
CN104767544A (zh) * | 2014-01-02 | 2015-07-08 | 深圳市中兴微电子技术有限公司 | 一种实现解扰解扩的方法和矢量运算器 |
CN105045560A (zh) * | 2015-08-25 | 2015-11-11 | 浪潮(北京)电子信息产业有限公司 | 一种定点乘加运算方法和装置 |
CN105335127A (zh) * | 2015-10-29 | 2016-02-17 | 中国人民解放军国防科学技术大学 | Gpdsp中支持浮点除法的标量运算单元结构 |
CN107368286A (zh) * | 2011-12-19 | 2017-11-21 | 英特尔公司 | 用于多精度算术的simd整数乘法累加指令 |
CN109634558A (zh) * | 2018-12-12 | 2019-04-16 | 上海燧原科技有限公司 | 可编程的混合精度运算单元 |
CN110221808A (zh) * | 2019-06-03 | 2019-09-10 | 深圳芯英科技有限公司 | 向量乘加运算的预处理方法、乘加器及计算机可读介质 |
CN110874240A (zh) * | 2017-09-05 | 2020-03-10 | 联发科技(新加坡)私人有限公司 | 能够在处理器的指令集结构中提供复合指令的装置 |
CN110879724A (zh) * | 2018-09-05 | 2020-03-13 | 英特尔公司 | 用于深度学习和其它算法的fp16-s7e8混合精度 |
CN111353126A (zh) * | 2018-12-20 | 2020-06-30 | 卡雷公司 | 分块矩阵乘法运算系统 |
CN111542826A (zh) * | 2017-12-29 | 2020-08-14 | 斯佩罗设备公司 | 支持模拟协处理器的数字架构 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101876892B (zh) * | 2010-05-20 | 2013-07-31 | 复旦大学 | 面向通信和多媒体应用的单指令多数据处理器电路结构 |
CN102184092A (zh) * | 2011-05-04 | 2011-09-14 | 西安电子科技大学 | 基于流水线结构的专用指令集处理器 |
US9104474B2 (en) * | 2012-12-28 | 2015-08-11 | Intel Corporation | Variable precision floating point multiply-add circuit |
TWI681300B (zh) * | 2014-11-14 | 2020-01-01 | 美商凱為有限責任公司 | 在64位元資料路徑上實行128位元simd操作之方法、系統及電腦可讀取媒體 |
CN109918130A (zh) * | 2019-01-24 | 2019-06-21 | 中山大学 | 一种具有快速数据旁路结构的四级流水线risc-v处理器 |
CN110928832A (zh) * | 2019-10-09 | 2020-03-27 | 中山大学 | 异步流水线处理器电路、装置及数据处理方法 |
-
2020
- 2020-12-09 CN CN202011424890.0A patent/CN112506468B/zh active Active
-
2021
- 2021-01-25 WO PCT/CN2021/073517 patent/WO2022121090A1/zh active Application Filing
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5673407A (en) * | 1994-03-08 | 1997-09-30 | Texas Instruments Incorporated | Data processor having capability to perform both floating point operations and memory access in response to a single instruction |
US5923871A (en) * | 1996-08-07 | 1999-07-13 | Elbrus International | Multifunctional execution unit having independently operable adder and multiplier |
WO2002084451A2 (en) * | 2001-02-06 | 2002-10-24 | Victor Demjanenko | Vector processor architecture and methods performed therein |
WO2003093974A2 (fr) * | 2002-04-30 | 2003-11-13 | Gemplus | Procede de multiplication modulaire |
CN1492316A (zh) * | 2003-09-09 | 2004-04-28 | 大唐微电子技术有限公司 | 一种蒙格玛丽模乘算法及其模乘、模幂运算电路 |
CN1702613A (zh) * | 2004-03-02 | 2005-11-30 | 三星电子株式会社 | 蒙哥马利模乘法器 |
CN101162423A (zh) * | 2007-11-20 | 2008-04-16 | 浙江大学 | 一种支持多模式的媒体增强流水线乘法单元设计方法 |
CN101894096A (zh) * | 2010-06-24 | 2010-11-24 | 复旦大学 | 一种适用于cmmb和dvb-h/t的fft运算电路结构 |
CN101916180A (zh) * | 2010-08-11 | 2010-12-15 | 中国科学院计算技术研究所 | Risc处理器中执行寄存器类型指令的方法和其系统 |
CN107368286A (zh) * | 2011-12-19 | 2017-11-21 | 英特尔公司 | 用于多精度算术的simd整数乘法累加指令 |
US20140082328A1 (en) * | 2012-09-14 | 2014-03-20 | Intel Corporation | Method and apparatus to process 4-operand simd integer multiply-accumulate instruction |
CN104767544A (zh) * | 2014-01-02 | 2015-07-08 | 深圳市中兴微电子技术有限公司 | 一种实现解扰解扩的方法和矢量运算器 |
CN104156195A (zh) * | 2014-08-19 | 2014-11-19 | 中国航天科技集团公司第九研究院第七七一研究所 | 扩展双精度的80位浮点处理单元在处理器中的集成系统及方法 |
CN105045560A (zh) * | 2015-08-25 | 2015-11-11 | 浪潮(北京)电子信息产业有限公司 | 一种定点乘加运算方法和装置 |
CN105335127A (zh) * | 2015-10-29 | 2016-02-17 | 中国人民解放军国防科学技术大学 | Gpdsp中支持浮点除法的标量运算单元结构 |
CN110874240A (zh) * | 2017-09-05 | 2020-03-10 | 联发科技(新加坡)私人有限公司 | 能够在处理器的指令集结构中提供复合指令的装置 |
CN111542826A (zh) * | 2017-12-29 | 2020-08-14 | 斯佩罗设备公司 | 支持模拟协处理器的数字架构 |
CN110879724A (zh) * | 2018-09-05 | 2020-03-13 | 英特尔公司 | 用于深度学习和其它算法的fp16-s7e8混合精度 |
CN109634558A (zh) * | 2018-12-12 | 2019-04-16 | 上海燧原科技有限公司 | 可编程的混合精度运算单元 |
CN111353126A (zh) * | 2018-12-20 | 2020-06-30 | 卡雷公司 | 分块矩阵乘法运算系统 |
CN110221808A (zh) * | 2019-06-03 | 2019-09-10 | 深圳芯英科技有限公司 | 向量乘加运算的预处理方法、乘加器及计算机可读介质 |
Non-Patent Citations (4)
Title |
---|
JIANFEI WANG: "IBOM: An Integrated and Balanced On-Chip Memory for High Performance GPGPUs", 《IEEE》 * |
何军;黄永勤;朱英;: "分离通路浮点乘加器设计与实现" * |
姜浩,等: "面向ARMv8 64位多核处理器的QGEMM设计与实现", 《计算机学报》 * |
黄兆伟;王连明;: "基于FPGA的可配置浮点向量乘法单元设计实现" * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113722669A (zh) * | 2021-11-03 | 2021-11-30 | 海光信息技术股份有限公司 | 数据处理方法、装置、设备及存储介质 |
CN113722669B (zh) * | 2021-11-03 | 2022-01-21 | 海光信息技术股份有限公司 | 数据处理方法、装置、设备及存储介质 |
CN114117896A (zh) * | 2021-11-09 | 2022-03-01 | 上海交通大学 | 面向超长simd管线的二值规约优化实现方法及系统 |
CN114117896B (zh) * | 2021-11-09 | 2024-07-26 | 上海交通大学 | 面向超长simd管线的二值规约优化实现方法及系统 |
Also Published As
Publication number | Publication date |
---|---|
WO2022121090A1 (zh) | 2022-06-16 |
CN112506468B (zh) | 2023-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9778911B2 (en) | Reducing power consumption in a fused multiply-add (FMA) unit of a processor | |
US8122078B2 (en) | Processor with enhanced combined-arithmetic capability | |
CN110580175A (zh) | 可变格式、可变稀疏矩阵乘法指令 | |
US7937559B1 (en) | System and method for generating a configurable processor supporting a user-defined plurality of instruction sizes | |
US6349319B1 (en) | Floating point square root and reciprocal square root computation unit in a processor | |
CN107918546B (zh) | 利用经掩码的全寄存器访问实现部分寄存器访问的处理器、方法和系统 | |
US5764943A (en) | Data path circuitry for processor having multiple instruction pipelines | |
US5619664A (en) | Processor with architecture for improved pipelining of arithmetic instructions by forwarding redundant intermediate data forms | |
US20160378715A1 (en) | Hardware processors and methods for tightly-coupled heterogeneous computing | |
US20070239970A1 (en) | Apparatus For Cooperative Sharing Of Operand Access Port Of A Banked Register File | |
JP2006529043A (ja) | 飽和あり、または飽和なしで、オペランドの積和を実行するプロセッサ簡約ユニット | |
CN107533460B (zh) | 紧缩有限冲激响应(fir)滤波处理器、方法、系统和指令 | |
US11474825B2 (en) | Apparatus and method for controlling complex multiply-accumulate circuitry | |
US7013321B2 (en) | Methods and apparatus for performing parallel integer multiply accumulate operations | |
US6341300B1 (en) | Parallel fixed point square root and reciprocal square root computation unit in a processor | |
CN112506468B (zh) | 支持高吞吐多精度乘法运算的risc-v通用处理器 | |
US7117342B2 (en) | Implicitly derived register specifiers in a processor | |
Huang et al. | SIF: Overcoming the limitations of SIMD devices via implicit permutation | |
US20030097389A1 (en) | Methods and apparatus for performing pixel average operations | |
US6915411B2 (en) | SIMD processor with concurrent operation of vector pointer datapath and vector computation datapath | |
US6092184A (en) | Parallel processing of pipelined instructions having register dependencies | |
US20230409238A1 (en) | Approach for processing near-memory processing commands using near-memory register definition data | |
US7587582B1 (en) | Method and apparatus for parallel arithmetic operations | |
Moon et al. | An area-efficient standard-cell floating-point unit design for a processing-in-memory system | |
González et al. | Execute |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240422 Address after: Room 201, No. 54, Lane 51, Shuicheng South Road, Changning District, Shanghai, 201103 Patentee after: Mao Zhigang Country or region after: China Patentee after: Jing Naifeng Patentee after: Wang Qin Patentee after: Jiang Jianfei Address before: 200240 No. 800, Dongchuan Road, Shanghai, Minhang District Patentee before: SHANGHAI JIAO TONG University Country or region before: China |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20240724 Address after: 201109 floor 1, building 5, No. 951, Jianchuan Road, Minhang District, Shanghai Patentee after: Shanghai Jingyuan Electronic Technology Co.,Ltd. Country or region after: China Address before: Room 201, No. 54, Lane 51, Shuicheng South Road, Changning District, Shanghai, 201103 Patentee before: Mao Zhigang Country or region before: China Patentee before: Jing Naifeng Patentee before: Wang Qin Patentee before: Jiang Jianfei |
|
TR01 | Transfer of patent right |