CN112349233B - Server device - Google Patents

Server device Download PDF

Info

Publication number
CN112349233B
CN112349233B CN201910730337.0A CN201910730337A CN112349233B CN 112349233 B CN112349233 B CN 112349233B CN 201910730337 A CN201910730337 A CN 201910730337A CN 112349233 B CN112349233 B CN 112349233B
Authority
CN
China
Prior art keywords
digital
signals
analog
signal
image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910730337.0A
Other languages
Chinese (zh)
Other versions
CN112349233A (en
Inventor
陈圣昌
黄崧轩
蔡圣世
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitac Computer Shunde Ltd
Mitac Computing Technology Corp
Original Assignee
Mitac Computer Shunde Ltd
Mitac Computing Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Computer Shunde Ltd, Mitac Computing Technology Corp filed Critical Mitac Computer Shunde Ltd
Priority to CN201910730337.0A priority Critical patent/CN112349233B/en
Publication of CN112349233A publication Critical patent/CN112349233A/en
Application granted granted Critical
Publication of CN112349233B publication Critical patent/CN112349233B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2092Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G3/2096Details of the interface to the display terminal specific for a flat panel
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/04Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed using circuits for interfacing with colour displays

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

The invention provides a server, which is suitable for copying an image input signal into N image output signals and outputting the N image output signals to N displays respectively, wherein the N image output signals are identical to the image input signals, the server comprises a baseboard management controller and an output multiple identical image device, the baseboard management controller receives the image input signals, the output multiple identical image device comprises an analog-digital conversion module, N temporary storage devices, a switch module and N digital-analog conversion modules, when the switch module judges that the switch module is connected with the N displays, the switch module is switched on and outputs N original digital signals from the N temporary storage devices, and the N original digital signals are respectively converged with the N analog pixel output signals to form N image output signals which are respectively displayed by the N displays.

Description

Server device
[ field of technology ]
The present invention relates to a server, and more particularly to a server for displaying identical images on a plurality of displays.
[ background Art ]
In the existing server maintenance process, maintenance information needs to be displayed on different displays so that engineers at the front end and the rear end of the server can see the same image, and then engineers at the front end and the rear end of the server can see the problem point at the first time, so that the requirements of subsequent background operations such as program modification and the like can be discussed and judged.
Currently, there are two ways to display, for example, maintenance information on different displays by the server, one is a dynamic switching method, that is, a chip capable of detecting, for example, format signals acceptable to the display is additionally arranged, and the impedance change of a specific pin is detected by using the chip to determine whether the display is connected, and when the display is determined to be connected, the signal is switched to the connected display to display a picture; the other is to add a switch chip for processing analog signal and a set of matched external logic circuit as the display port to be selected, so as to transmit the signal to the connected display via the display port to display the picture.
However, in any way, the chip is basically connected to the server to achieve the requirement, and besides the additional cost, it is obvious that the server itself cannot be connected to a plurality of chips to meet the requirement of displaying the same picture on a plurality of displays at the same time.
[ invention ]
The present invention provides a server for displaying the same image in multiple ways without additional cost by using the existing device of the system and matching with hardware description language to simulate the required elements.
In order to solve the above technical problems, a server is suitable for copying an image input signal into N image output signals, and outputting the N image output signals to N displays respectively, wherein N is greater than or equal to 2 and is an integer, the N image output signals are substantially identical to the image input signals, and the server comprises a baseboard management controller and an output multiple identical image device.
The baseboard management controller receives the image input signal and separates the image input signal into an original analog signal and an original digital signal.
The output multiple identical image device comprises an analog-to-digital conversion module, N first registers, N second registers, a switch module, and N digital-to-analog conversion modules.
The analog-to-digital conversion module performs analog-to-digital conversion on the original analog signal and outputs N digital pixel signals.
The N first registers are electrically connected to the analog-to-digital conversion module for receiving and storing the N digital pixel signals respectively.
The N second registers receive the original digital signals and store the same.
The switch module receives a control signal, is electrically connected with the N first registers and the N second registers, and is switched between conducting and non-conducting according to the control signal so as to determine whether to output N digital pixel signals and N original digital signals stored by the N first registers and the N second registers.
The N digital-to-analog conversion modules are electrically connected with the switch module and respectively convert the N digital pixel signals output by the switch module into N analog pixel output signals.
When the switch module judges that the N displays are connected according to the control signal, the N displays are switched to be conducted, the switch module outputs N original digital signals stored in the N second registers, the N original digital signals and the N analog pixel output signals are respectively converged into N image output signals, and the N displays respectively receive the N image output signals and display corresponding images.
Compared with the prior art, the server of the invention receives N digital pixel signals converted by the analog-to-digital conversion module by the first register, receives the original digital signals by the second register respectively, and outputs the signals converted by the digital-to-analog conversion module and the signals temporarily stored by the register to a plurality of displays respectively for displaying the same image information when the switch module is switched on with the display according to the control signals.
[ description of the drawings ]
FIG. 1 is a block diagram illustrating an embodiment of a server according to the present invention.
Fig. 2 is a circuit diagram illustrating an output multiple identical image device of this embodiment.
FIG. 3 is a schematic circuit diagram illustrating the detailed circuit architecture of an analog-to-digital conversion module of the output multiple identical image device.
[ detailed description ] of the invention
Referring to FIG. 1, an embodiment of a server of the present invention is adapted to copy an image input signal into N image output signals, and output the N image output signals to N displays 1, where N is equal to or greater than 2 and is an integer, the N image output signals are substantially identical to the image input signal, the server comprises a baseboard management controller (BMC: baseboard Management Controller) 2, and an output multiple identical image device 3.
It should be noted that, in this embodiment, the image input signal is an image signal in a video graphics array (VGA: video Graphics Array) format (hereinafter referred to as VGA format), and the present embodiment is implemented by matching with an existing complex programmable logic device (CPLD: complex Programmable Logic Device) or field programmable logic gate array (FPGA: field Programmable Gate Array) of the system to perform program coding, instead of the functions of a control chip and an external logic circuit required in the prior art, one VGA format signal is completely copied into two identical output signals, and is output from two different output ends to two display screens with identical specifications, so as to complete the function of outputting the dual VGA format signal, in addition, the display 1 is electrically connected to the output multiple identical image device 3, and when the output multiple identical image device 3 determines that the connection is made with the display 4, the display 1 is switched on so as to display the corresponding image. Each display 1 further comprises a connector 11 and a display unit 12, each connector 11 receiving a corresponding signal from the output multiple identical imaging device 3, each display unit 12 receiving a signal via the corresponding connector 11 to display a corresponding image. The following further describes the more specific implementation of this embodiment in conjunction with the display 1.
Referring to fig. 2, the baseboard management controller 2 receives the VGA format signal and separates the VGA format signal into an original analog signal and an original digital signal for subsequent signal processing. It should be further noted that, in the case of the VGA format signal, the signal content can be mainly divided into two types, i.e., the original analog signal and the digital form (i.e., the original digital signal), wherein the analog form includes three primary colors (red, green, blue) signal (corresponding to VGA R, VGA _ G, VGA _b of fig. 2), and the digital form includes a horizontal synchronization signal, a vertical synchronization signal, a display data channel clock signal, and a display data channel data signal (corresponding to vgahs, vga_ VS, DDCCLK, DDCDAT of fig. 2).
The output multiple identical image device 3 includes an analog-to-digital conversion module 31, a register module 32, a switch module 33, and N digital-to-analog conversion modules 34.
In this embodiment, the output multiple identical image device 3 is a complex programmable logic device or a field programmable logic gate array, which is used to synthesize the elements required for processing the image graphic array information in cooperation with the hardware description language Verilog simulation, namely the analog-to-digital conversion module 31, the register module 32, the switch module 33, and the N digital-to-analog conversion module 34, which are described above, for convenience of description, n=2 is used as an example, but the practical application is not limited thereto.
The analog-to-digital conversion module 31 is electrically connected with the baseboard management controller 2 through a first general purpose pin group (GPIO: general Purpose Input Output) 35a of the output multiple same imaging device 3 to receive the original analog signal and convert the original analog signal into a digital pixel signal, and is matched with the reference to fig. 3, the analog-to-digital conversion module 31 is specifically formed by a comparator 311 receiving the original analog signal, an analog control logic unit 312 electrically connected with the comparator 311, and a digital filter 313 electrically connected with the analog control logic unit 312, the comparator 311 is provided with a non-inverting terminal electrically connected with the first general purpose pin group 35a to receive the original analog signal, a inverting terminal electrically connected with an RC network to receive a comparison voltage provided by the analog control logic unit 312, and an output terminal outputting a relative comparison result to the analog control logic unit 312 according to the magnitude difference between the original analog signal and the comparison voltage, the analog control logic unit 312 is based on the output voltage of the comparator 311 is provided with a voltage signal which is provided by the input to the analog control logic unit of the input voltage 37 through the input voltage which is the input to the analog control logic unit of the input voltage control unit 313, the voltage signal is provided by the input to the analog control logic unit of the voltage control unit is changed according to the magnitude of the original analog signal which is compared with the voltage signal which is provided by the input to the analog signal of the analog control unit 311, the analog-to-digital control logic 312 outputs the digital pixel signal by removing noise by transmitting the output result received from the comparator 311 to the digital filter 313.
Referring to fig. 1 and 2, the register module 32 is electrically connected to the digital filter 313 and receives the original digital signal, and then stores the digital pixel signal and the original digital signal into two registers, and more specifically, the register module 32 includes two first registers 32a electrically connected to the digital filter 313, and two second registers 32b electrically connected to the baseboard management controller 2 through a second common pin group 35b outputting multiple identical image devices 3, where the first registers 32a receive the digital pixel signal from the digital filter 313, and the second registers 32b receive the original digital signal respectively, that is, receive corresponding signals in multiple identical signals.
The switch module 33 is electrically connected to the register module 32 and receives a control signal, and switches between conducting and non-conducting according to the control signal to determine whether to output the signal stored by the register module 32.
Specifically, when the N displays 1 are connected to the switch module 33, the N displays 1 respectively generate N trigger signals, the switch module 33 merges the N trigger signals as the control signals, and further illustrates that the switch module 33 includes four switch units 33a, 33b, 33c, 33d, wherein two switch units 33a, 33b are respectively electrically connected to the first temporary storage units 32a, 32a to receive the digital pixel signals, and the switch units 33a, 33b are respectively electrically connected to the digital-to-analog conversion module 34 to respectively transmit the digital pixel signals to the digital-to-analog conversion module 34, and are respectively switched on according to the corresponding control signals VC3, VC4, so that the digital-to-analog conversion module 34 respectively outputs the analog pixel output signals to the displays 1 through the corresponding switch units.
Referring to FIG. 2, one control signal VC3 comprises three signal components of front_present_N (red rtn), green_RETURN1, blue_RETURN1, another control signal VC4 comprises three signal components of rear_present_N (red rtn), green_RETURN2, blue_RETURN2, the switch units 33a, 33b respectively via a third universal pin group 35C of the output multiple same video device 3, a fourth universal pin group 35d judges whether it has been electrically connected to each display 1 to judge whether it has received the corresponding control signal VC3, VC4, when the switch units 33a, 33b are connected to the corresponding display 1, the respective control signal VC3, VC4 is switched on, the digital analog conversion module 34 respectively via the corresponding switch units 33a, 33b, and the fifth universal pin group 35b of the output multiple same video device 3 respectively, the second universal pin group 35d is connected to the corresponding display 3, the fourth universal pin group 35d is connected to the respective switch units 33b, the respective control signal VC3, VC4 is judged whether the respective control signal VC3, VC4 is received by the respective switch units 33a, 33b is switched on, the respective switch unit 33b is switched by the respective control signal VC4, the respective switch unit is switched by the respective switch unit 33b, the respective switch unit is switched by the respective switch unit 33b, and the respective switch unit is switched by the respective switch 2, and the respective switch unit is switched by the respective switch 3, and the respective signal is switched by the respective signal, the other original digital signal comprises
The four signal components, i.e., the rear_video_i2c_clock, rear_video_i2c_data, rear_video_hysnc, and rear_video_vsnc, are obtained by temporarily storing the original digital signal separated by the baseboard management controller 2 by the temporary storage unit 32b, and the on operation mechanism of the switch units 33C and 33d is the same as that of the switch units, so that the description thereof is omitted. It should be noted that, regarding the transmission of the original digital signal, since it is in digital form, it is connected to the input end of the complex programmable logic device, i.e. the second universal pin group 35b of the output multiple identical imaging device 3, two identical data registers (the second temporary storage unit 32 b) are implemented in the output multiple identical imaging device 3 in cooperation with the hardware description language to temporarily store two identical signals, and then the two identical signals are outputted to the corresponding output screen, i.e. the display 1 by means of the fast switch (the switch units 33c, 33 d) at the rear end of the data register.
The digital-analog conversion module 34 is electrically connected to the switch module 33, and each of the digital-analog conversion modules receives the buffered digital pixel signals through the switch module 33, and converts each of the buffered digital pixel signals into an analog pixel output signal for the display 4 to output correspondingly, as shown in fig. 2, wherein one analog pixel output signal comprises three signal components of front_video_red_out, front_video_green_out, front_video_blue_out, and the other analog pixel output signal comprises three signal components of rear_video_red_out, and rear_video_red_out.
The display 1 is electrically connected to the digital-analog conversion module 34 and the switch module 33, respectively, and when the switch module 33 determines that the display 1 is connected according to the control signal, the display 1 is switched to be turned on so as to display a corresponding image. More specifically, each display unit 1 includes a connector 11, and a display unit 12, and the connector 11 of each display unit 1 receives corresponding signals, that is, the analog pixel output signals and the digital pixel signals, from the corresponding digital-to-analog conversion unit and the switch unit, and the display unit 12 of each display unit 1 receives signals via the corresponding connector 11 to display corresponding images. When the N displays are connected with the output multiple identical image device, the N displays respectively generate N trigger signals, and the output multiple identical image device takes the N trigger signals as the control signals
In summary, the baseboard management controller is used to separate the image graphic array information according to the analog form and the digital form, and the output multiple identical image device is matched with the hardware description language to simulate the related required elements such as the analog-digital conversion module, the temporary storage module, the switch module, the digital-analog conversion module and the like, wherein the analog-digital conversion module converts the original analog signal in the analog form into the digital pixel signal in the digital form, then the temporary storage module divides and temporarily stores the digital pixel signal and the separated original digital signal, and then when the switch module judges that the switch module is connected and conducted with the corresponding display, the switch module and the corresponding digital-analog conversion module transmit the related signal to the corresponding display for displaying the image, thereby having the following advantages:
1. by integrating the function of switching the double-output image graphic array information by outputting multiple identical image devices (complex programmable logic devices), the number and the whole cost price of the related elements used by the mainboard can be saved because the complex programmable logic devices are the necessary elements of the server mainboard, and the related elements are integrated by matching with hardware description language, so that the utilization rate of the chip can be maximized, and excessive undeveloped areas in the chip can be avoided.
2. The output multiple identical image device of the embodiment is realized by the related elements by the complex programmable logic device and the hardware description language, and the execution mode can flexibly plan the relative positions of the input and output of the image graphic array information type signals in the chip, so that the device is beneficial to optimizing the wiring condition on the printed circuit board.
3. The built-in server can display the signal of one image graphic array information type on two displays at the same time, and in the specification design of the current server, the front end and the rear end of the server are both provided with connectors for the image graphic array signals, so that the flexible operation and convenience of service or maintenance personnel in the local work of a machine room can be provided, and the creation purpose of the invention is really achieved.
The foregoing is merely illustrative of the present invention, and the present invention is not limited thereto, and any person skilled in the art will readily recognize that variations or substitutions are within the scope of the present invention. Therefore, the protection scope of the invention is subject to the protection scope of the claims.

Claims (10)

1. A server adapted to copy an image input signal into N image output signals, and to output the N image signals to N displays, respectively, wherein N is greater than or equal to 2 and is an integer, the N image output signals being substantially identical to the image input signal, the server comprising:
a baseboard management controller for receiving the image input signal and separating the image input signal into an original analog signal and an original digital signal; a kind of electronic device with high-pressure air-conditioning system
An output multiple identical image device, comprising,
an analog-to-digital conversion module for performing analog-to-digital conversion on the original analog signal and outputting N digital pixel signals,
n first registers electrically connected to the analog-to-digital conversion module for receiving and storing the N digital pixel signals respectively,
n second registers, each of which receives the original digital signal and stores it,
a switch module for receiving a control signal and electrically connecting the N first registers and the N second registers, and switching between conducting and non-conducting according to the control signal to determine whether to output N digital pixel signals and N original digital signals stored in the N first registers and the N second registers, and
n digital-analog conversion modules electrically connected to the switch module and converting the N digital pixel signals from the switch module into N analog pixel output signals,
when the switch module judges that the N displays are connected according to the control signal, the N displays are switched to be conducted, the switch module outputs N original digital signals stored in the N second registers, the N original digital signals and the N analog pixel output signals are respectively converged into N image output signals, and the N displays respectively receive the N image output signals and display corresponding images.
2. The server of claim 1, wherein the output multiple identical image device further comprises a first universal pin set and a second universal pin set,
the first universal pin set is electrically connected between the baseboard management controller and the analog-to-digital conversion module for transmitting the original analog signal from the baseboard management controller to the analog-to-digital conversion module,
the second universal pin set is electrically connected between the baseboard management controller and the N second registers and is used for transmitting the original digital signals from the baseboard management controller to each second register.
3. The server according to claim 1, wherein when the N displays are connected to the output multiple identical image devices, the N displays generate N trigger signals, respectively, and the output multiple identical image devices converge the N trigger signals as the control signals.
4. The server of claim 3, wherein the output multiple identical image device further comprises a third common pin set and a fourth common pin set when n=2,
the third universal pin group is electrically connected between one of the two displays and the switch module for transmitting the trigger signal from the display to the switch module as one of the control signals,
the fourth universal pin group is electrically connected between another one of the N displays and the switch module and used for transmitting a trigger signal from the display to the switch module to serve as another one of the control signals.
5. The server according to claim 1, wherein the analog-to-digital conversion module comprises a comparator for receiving the original analog signal, an analog-to-digital control logic unit electrically connected to the comparator, and a digital filter electrically connected to the analog-to-digital control logic unit, the comparator receiving a comparison voltage provided from the analog-to-digital control logic unit, the analog-to-digital control logic unit outputting the digital pixel signal via the digital filter according to a result of comparing the original analog signal with the comparison voltage by the comparator.
6. The server according to claim 1, wherein the switch module includes N switch units electrically connected to the N first registers for receiving the N digital pixel signals, respectively, and the N switch units are electrically connected to the N digital-to-analog conversion modules, respectively, and when the N switch units are switched on according to the control signal, the N switch units output the digital pixel signals to the digital-to-analog conversion modules, respectively.
7. The server according to claim 6, wherein the switch module further comprises N switch units electrically connected to the second register and the display, respectively, the switch units receiving the original digital signals and switching on according to the control signals, respectively, and outputting the N original digital signals to the N displays.
8. The server of claim 1, wherein the analog-to-digital conversion module, the switching module, the first register, and the second register are circuits designed in hardware description language.
9. The server of claim 1, wherein the output multiple identical image device is a complex programmable logic device.
10. The server of claim 1, wherein the output multiple identical imaging device is a field programmable logic gate array.
CN201910730337.0A 2019-08-08 2019-08-08 Server device Active CN112349233B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910730337.0A CN112349233B (en) 2019-08-08 2019-08-08 Server device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910730337.0A CN112349233B (en) 2019-08-08 2019-08-08 Server device

Publications (2)

Publication Number Publication Date
CN112349233A CN112349233A (en) 2021-02-09
CN112349233B true CN112349233B (en) 2023-11-07

Family

ID=74366683

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910730337.0A Active CN112349233B (en) 2019-08-08 2019-08-08 Server device

Country Status (1)

Country Link
CN (1) CN112349233B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114792515A (en) * 2022-04-15 2022-07-26 深圳市巨潮科技股份有限公司 Method and system for supporting respective color correction of same-signal multi-display equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535228B1 (en) * 1998-11-18 2003-03-18 Eastman Kodak Company Method and system for sharing images using a digital media frame
CN1440016A (en) * 2002-02-19 2003-09-03 株式会社日立制作所 Liquid-crystal display device
US8456571B1 (en) * 2004-02-20 2013-06-04 Broadcast Pix, Inc. Integrated live video production system
CN103369411A (en) * 2012-04-06 2013-10-23 瑞昱半导体股份有限公司 Multiscreen video playing system dynamically generating scaled video, and related device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002084509A1 (en) * 2001-02-24 2002-10-24 International Business Machines Corporation A novel massively parrallel supercomputer
US8495236B1 (en) * 2012-02-29 2013-07-23 ExXothermic, Inc. Interaction of user devices and servers in an environment

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6535228B1 (en) * 1998-11-18 2003-03-18 Eastman Kodak Company Method and system for sharing images using a digital media frame
CN1440016A (en) * 2002-02-19 2003-09-03 株式会社日立制作所 Liquid-crystal display device
US8456571B1 (en) * 2004-02-20 2013-06-04 Broadcast Pix, Inc. Integrated live video production system
CN103369411A (en) * 2012-04-06 2013-10-23 瑞昱半导体股份有限公司 Multiscreen video playing system dynamically generating scaled video, and related device

Also Published As

Publication number Publication date
CN112349233A (en) 2021-02-09

Similar Documents

Publication Publication Date Title
CN100521749C (en) Multiple picture system and its control method
US8015332B2 (en) KVM switch and KVM system
US10257440B2 (en) Video matrix controller
CN107682667B (en) Video processor and multi-signal source pre-monitoring method
EP0778516A2 (en) Hardware independent display device interface
US9239698B2 (en) Display device and display system including a plurality of display devices and electronic device using same
CN110557580A (en) Image signal switching and converting device and method
US5465105A (en) Autosensing switching system
US20140160042A1 (en) Tablet computer and method for controlling the same
US11871121B2 (en) Video signal conversion device and method thereof
CN112349233B (en) Server device
US7058967B2 (en) Video distribution system and method
CN111868811A (en) Semiconductor device, display device, and in-vehicle display system
US7222355B2 (en) Multi-mode video processor
US8497908B1 (en) Unified video test apparatus
US7006117B1 (en) Apparatus for testing digital display driver and method thereof
JP6950248B2 (en) Image transmitter, image receiver, image transmission method and image transmission program
TWI742394B (en) Server
CN212647425U (en) Display and keyboard and mouse switching system
CN111742360A (en) Image display device and image display method
CN101160960A (en) High-definition and single-definition digital television decoder
CN103186248A (en) Remote management system and remote management method thereof
JP2009104573A (en) Kvm switch and kvm system
CN107564492B (en) Adaptive cascade graphic signal generation system
CN111757051A (en) Data transmission method, intelligent terminal and radar system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant