CN112270021A - Wireless self-destruction control circuit and method for security chip - Google Patents

Wireless self-destruction control circuit and method for security chip Download PDF

Info

Publication number
CN112270021A
CN112270021A CN202011005188.0A CN202011005188A CN112270021A CN 112270021 A CN112270021 A CN 112270021A CN 202011005188 A CN202011005188 A CN 202011005188A CN 112270021 A CN112270021 A CN 112270021A
Authority
CN
China
Prior art keywords
destruction
circuit
self
authentication
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202011005188.0A
Other languages
Chinese (zh)
Other versions
CN112270021B (en
Inventor
范伟力
胡杨川
朱翔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu 30javee Microelectronics Co ltd
Original Assignee
Chengdu 30javee Microelectronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu 30javee Microelectronics Co ltd filed Critical Chengdu 30javee Microelectronics Co ltd
Priority to CN202011005188.0A priority Critical patent/CN112270021B/en
Publication of CN112270021A publication Critical patent/CN112270021A/en
Application granted granted Critical
Publication of CN112270021B publication Critical patent/CN112270021B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/77Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in smart cards
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C17/00Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/16Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

The invention discloses a wireless self-destruction control circuit and a method for a security chip, which comprises a control sub-circuit, and an authentication sub-circuit, a random number sub-circuit and an enabling state fuse wire which are connected with the control sub-circuit; the authentication sub-circuit is used for analyzing and packaging the authentication data packet; the random number sub-circuit is used for generating random numbers required in the authentication process and the self-destruction signal generation process; the enabling state fuse is used for enabling the wireless self-destruction control circuit and the like; the wireless self-destruction control circuit is added into the common self-destruction safety chip, so that the potential safety hazard that the common self-destruction safety chip cannot be started in time when being out of control can be solved. After the wireless self-destruction safety chip which is illegally obtained is powered on, the fact that the wireless self-destruction safety chip is out of control can be immediately recognized, and the self-destruction flow is started in time, so that a key circuit structure and sensitive data in the safety chip are protected.

Description

Wireless self-destruction control circuit and method for security chip
Technical Field
The invention relates to the field of integrated circuits, in particular to a wireless self-destruction control circuit and a wireless self-destruction control method for a security chip.
Background
Attack means for the security chip can be divided into invasive attack, non-invasive attack and semi-invasive attack, corresponding protection circuits are designed in common security chips, and attack difficulty and time cost of attackers are improved as much as possible. If a self-destruction mechanism design is added into the self-destruction security chip, the self-destruction can be started when the security chip is attacked, and key circuits and sensitive data in the chip can be completely destroyed in an explosion mode.
Fig. 1 is a schematic structural diagram of a common self-destruction safety chip, and the self-destruction function of the chip consists of a self-destruction control circuit and on-chip explosives. When the security chip detects external attack, the explosive on the chip can be detonated according to a security strategy, and key circuits and sensitive data on the chip are destroyed.
By adopting the common self-destruction safety chip with the structure of FIG. 1, the self-destruction operation can be started only when the safety chip detects effective external attack, and when the safety chip is stolen and is in an out-of-control state, the common self-destruction safety chip can not detect that the chip is out of control and starts self-destruction, so that certain potential safety hazards exist.
Disclosure of Invention
The invention aims to overcome the defects of the prior art, provides a wireless self-destruction control circuit and a wireless self-destruction control method for a safety chip, and can solve the potential safety hazard that the common self-destruction safety chip cannot be started in time when in an out-of-control state. After the wireless self-destruction safety chip which is illegally obtained is powered on, the fact that the wireless self-destruction safety chip is out of control can be immediately recognized, and the self-destruction flow is started in time, so that a key circuit structure, sensitive data and the like in the safety chip are protected.
The purpose of the invention is realized by the following scheme:
a wireless self-destruction control circuit for a security chip comprises a control sub-circuit, and an authentication sub-circuit, a random number sub-circuit and an enabling state fuse wire which are connected with the control sub-circuit; the authentication sub-circuit is used for analyzing and packaging the authentication data packet; the random number sub-circuit is used for generating random numbers required in the authentication process and the self-destruction signal generation process; the enable state fuse is used to enable the wireless self-destruction control circuit.
Furthermore, the control sub-circuit comprises a finite state machine module, a command processing module, a self-destruction signal output module, a command return module and an authentication counting module; the finite state machine module is used for realizing the control of the working state of the circuit; the command processing module is used for completing the analysis of the air interface command; the self-destruction signal output module is used for generating a control signal for triggering the self-destruction of the chip; the command return module is used for finishing the sending of return data of the air interface; the authentication counting module is used for finishing authentication failure counting, and the overflow threshold value of the authentication failure counting module is configured by a user according to the security policy.
The wireless self-destruction control circuit further comprises a modulation/demodulation sub-circuit, a memory, a clock sub-circuit, a power-on reset sub-circuit and an antenna, wherein the modulation/demodulation sub-circuit is used for demodulating received radio-frequency signals and modulating transmitted radio-frequency signals, the memory is used for storing configuration data required by work, the clock sub-circuit is used for generating a work clock of the wireless self-destruction control circuit, the power-on reset sub-circuit is used for generating reset signals of the wireless self-destruction control circuit, and the antenna is used for receiving and transmitting wireless signals.
An authentication method for a wireless self-destruction control circuit of a security chip, an authentication sub-circuit 400 comprising the steps of:
s1, the authentication sub-circuit initiates authentication and sends the ID and the random number RN to the control equipment;
s2, the management and control device generates a corresponding authentication key AK by using a root key RK and a wireless self-destruction control circuit ID, the management and control device encrypts the RN by using the AK and encrypts a result EAK(RN) sending to a wireless self-destruction control circuit;
s3, after receiving the cipher text sent by the control device, the wireless self-destruction control circuit decrypts by using the built-in authentication key AK to obtain RN ', compares RN and RN ', if the RN and RN ' are consistent, the authentication is passed, otherwise, the authentication fails.
A working method of a wireless self-destruction control circuit for a security chip comprises the following steps:
step 1, after a safety chip is powered on, a power-on reset electronic circuit of a wireless self-destruction control circuit completes the reset of a full circuit;
step 2, next, the wireless self-destruction control circuit checks whether the enable state bit is valid, if the enable state bit is valid, the timer starts to time, and if the enable state bit is not valid, the circuit stops working;
step 3, after the timer counts the set time, the wireless self-destruction control circuit actively initiates authentication with the wireless control equipment end, if the authentication is passed, the authentication failure counter is reset and returns to a waiting timing state to wait for the next authentication; if the authentication fails, the authentication failure counter adds 1 and judges whether the authentication failure times exceed a set threshold, when the failure times do not exceed the set threshold, the wireless self-destruction control circuit returns to a waiting timing state, otherwise, a self-destruction signal is output.
Furthermore, the enabling state bit of the wireless self-destruction control circuit is realized by a fuse wire, and after the security chip finishes initial installation of the password resource and is placed in a normal working area, the fuse wire is fused again to activate the wireless self-destruction function.
Furthermore, the self-destruction signal output adopts an N-bit bus, and N is an odd number.
Further, the method comprises the following steps of starting a self-destruction detonation circuit:
the random number sub-circuit generates an N-1 bit random number RNG [ N-2:0], and carries out bitwise XOR operation on the random number RNG [ N-2:0] to obtain a result ^ RNG [ N-2:0 ]; when the safety chip is not detected to be out of control, outputting a self-destruction signal EN _ SD [ N-1:0] { ^ RNG [ N-2:0], RNG [ N-2:0] }; when the safety chip is detected to be out of control, outputting an N-bit self-destruction signal EN _ SD [ N-1:0] { -RNG [ N-2:0], RNG [ N-2:0] }; after receiving EN _ SD [ N-1:0], the self-destruction detonation circuit carries out bitwise XOR on the EN _ SD [ N-1:0] to obtain a RESULT SD _ RESULT; when SD _ RESULT is 1, the self-destruction detonation circuit is activated.
The invention has the beneficial effects that:
by adding the wireless self-destruction control circuit into the common self-destruction safety chip, the potential safety hazard that the common self-destruction safety chip cannot be started in time when being out of control can be solved. After the wireless self-destruction safety chip which is illegally obtained is powered on, the fact that the wireless self-destruction safety chip is out of control can be immediately recognized, and the self-destruction flow is started in time, so that a key circuit structure, sensitive data and the like in the safety chip are protected.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
FIG. 1 is a diagram of a conventional self-destruct security chip;
FIG. 2 is a structural diagram of a wireless self-destruction security chip;
FIG. 3 is a general block diagram of the present invention;
FIG. 4 is a flow chart of the operation of the present invention;
FIG. 5 is a flow chart of the operation of the authentication sub-circuit of the present invention;
FIG. 6 is a block diagram of a control sub-circuit in the present invention;
in the figure, the control sub-circuit 100, the modulation/demodulation sub-circuit 200, the memory 300, the authentication sub-circuit 400, the random number sub-circuit 500, the enable state fuse 600, the clock sub-circuit 700, the power-on reset sub-circuit 800, the antenna 900, the finite state machine module 110, the command processing module 120, the self-destruction signal output module 130, the command return module 140, and the authentication counting module 150.
Detailed Description
All of the features disclosed in the specification for all of the embodiments (including any accompanying claims, abstract and drawings), or all of the steps of a method or process so disclosed, may be combined and/or expanded, or substituted, in any way, except for mutually exclusive features and/or steps.
As shown in fig. 1 to 6, a wireless self-destruction control circuit for a security chip includes a control sub-circuit 100, and an authentication sub-circuit 400, a random number sub-circuit 500, and an enable state fuse 600 connected to the control sub-circuit 100; wherein the authentication sub-circuit 400 is used for authenticating the parsing and packaging of the data packet; the random number sub-circuit 500 is used for generating random numbers required in the authentication process and the self-destruction signal generation process; the enable state fuse 600 is used to enable the wireless self-destruct control circuit.
Further, the control sub-circuit 100 includes a finite state machine module 110, a command processing module 120, a self-destruction signal output module 130, a command return module 140, and an authentication count module 150; the finite-state machine module 110 is used for realizing circuit working state control; the command processing module 120 is configured to complete parsing of the air interface command; the self-destruction signal output module 130 is used for generating a control signal for triggering the self-destruction of the chip; the command return module 140 is used for completing the sending of air interface return data; the authentication count module 150 is configured to complete an authentication failure count, the overflow threshold of which is configured by the user according to the security policy.
Further, the wireless self-destruction control circuit comprises a modulation/demodulation sub-circuit 200, a memory 300, a clock sub-circuit 700, a power-on reset sub-circuit 800 and an antenna 900, wherein the modulation/demodulation sub-circuit 200 is used for demodulating a received radio frequency signal and modulating a transmitted radio frequency signal, the memory 300 is used for storing configuration data required by work, the clock sub-circuit 700 is used for generating a work clock of the wireless self-destruction control circuit, the power-on reset sub-circuit 800 is used for generating a reset signal of the wireless self-destruction control circuit, and the antenna 900 is used for receiving and transmitting a wireless signal.
An authentication method for a wireless self-destruction control circuit of a security chip, an authentication sub-circuit 400 comprising the steps of:
s1, the authentication sub-circuit 400 initiates authentication and sends the ID and the random number RN to the control equipment;
s2, the management and control device generates a corresponding authentication key AK by using a root key RK and a wireless self-destruction control circuit ID, the management and control device encrypts the RN by using the AK and encrypts a result EAK(RN) sending to a wireless self-destruction control circuit;
s3, after receiving the cipher text sent by the control device, the wireless self-destruction control circuit decrypts by using the built-in authentication key AK to obtain RN ', compares RN and RN ', if the RN and RN ' are consistent, the authentication is passed, otherwise, the authentication fails.
A working method of a wireless self-destruction control circuit for a security chip comprises the following steps:
step 1, after a safety chip is powered on, a power-on reset electronic circuit of a wireless self-destruction control circuit completes the reset of a full circuit;
step 2, next, the wireless self-destruction control circuit checks whether the enable state bit is valid, if the enable state bit is valid, the timer starts to time, and if the enable state bit is not valid, the circuit stops working;
step 3, after the timer counts the set time, the wireless self-destruction control circuit actively initiates authentication with the wireless control equipment end, if the authentication is passed, the authentication failure counter is reset and returns to a waiting timing state to wait for the next authentication; if the authentication fails, the authentication failure counter adds 1 and judges whether the authentication failure times exceed a set threshold, when the failure times do not exceed the set threshold, the wireless self-destruction control circuit returns to a waiting timing state, otherwise, a self-destruction signal is output.
Furthermore, the enabling state bit of the wireless self-destruction control circuit is realized by a fuse wire, and after the security chip finishes initial installation of the password resource and is placed in a normal working area, the fuse wire is fused again to activate the wireless self-destruction function.
Furthermore, the self-destruction signal output adopts an N-bit bus, and N is an odd number.
Further, the method comprises the following steps of starting a self-destruction detonation circuit: the random number sub-circuit 500 generates an N-1 bit random number RNG [ N-2:0], and performs bitwise XOR operation on the random number RNG [ N-2:0] to obtain a result ^ RNG [ N-2:0 ]; when the safety chip is not detected to be out of control, outputting a self-destruction signal EN _ SD [ N-1:0] { ^ RNG [ N-2:0], RNG [ N-2:0] }; when the safety chip is detected to be out of control, outputting an N-bit self-destruction signal EN _ SD [ N-1:0] { -RNG [ N-2:0], RNG [ N-2:0] }; after receiving EN _ SD [ N-1:0], the self-destruction detonation circuit carries out bitwise XOR on the EN _ SD [ N-1:0] to obtain a RESULT SD _ RESULT; when SD _ RESULT is 1, the self-destruction detonation circuit is activated.
Fig. 2 is a schematic structural diagram of a wireless self-destruction safety chip, wherein the self-destruction function on the chip is realized by a wireless self-destruction control circuit and on-chip explosives, and the wireless self-destruction function is realized by matching with an external wireless control end.
Under normal conditions, the safety chip is in the electromagnetic wave coverage of the wireless control end, and the wireless self-destruction control circuit on the safety chip is periodically and automatically authenticated with the wireless control end. After the safety chip leaves the control area, the wireless control circuit judges that the safety chip is out of control and outputs a self-destruction signal to detonate the explosive on the chip because the wireless control circuit cannot complete authentication, so that the physical self-destruction operation of the safety chip is completed.
Fig. 3 is a general structure diagram of the wireless self-destruction control circuit of the present invention, which includes a control sub-circuit 100, a modulation/demodulation sub-circuit 200, a memory 300, an authentication sub-circuit 400, a random number sub-circuit 500, an enable state fuse 600, a clock sub-circuit 700, a power-on reset sub-circuit 800, and an antenna 900. Wherein the control sub-circuit 100 is responsible for controlling and scheduling other sub-circuits; the modulation/demodulation sub-circuit 200 demodulates the received radio frequency signal and modulates the transmitted radio frequency signal; the memory 300 stores configuration data required for the job; the authentication sub-circuit 400 is responsible for parsing and packaging the authentication data packet; the random number sub-circuit 500 generates a random number required in the authentication process and the self-destruction signal generation process; the enable state fuse 600 is used to enable the wireless self-destruct control circuit; the clock sub-circuit 700 generates a working clock of the wireless self-destruction control circuit; the power-on reset electronic circuit 800 generates a reset signal of the wireless self-destruction control circuit; the antenna 900 is used for wireless signal reception and transmission.
FIG. 4 is a flow chart of the wireless self-destruction control circuit, after the security chip is powered on, the power-on reset electronic circuit of the wireless self-destruction control circuit completes the reset of the whole circuit; then, the wireless self-destruction control circuit checks whether the enable state bit is valid, if so, the timer starts timing, otherwise, the circuit stops working; after the timer counts a certain time, the wireless self-destruction control circuit actively initiates authentication with the wireless control end, if the authentication is passed, the authentication failure counter is reset and returns to a waiting timing state to wait for the next authentication; if the authentication fails, the authentication failure counter adds 1 and judges whether the authentication failure times exceed a set threshold, when the failure times do not exceed the set threshold, the wireless self-destruction control circuit returns to a waiting timing state, otherwise, a self-destruction signal is output. In order to prevent an attacker from closing an enabling signal of the wireless self-destruction control circuit, the enabling state bit is realized by a fuse. After the security chip finishes initial installation of the password resources and is placed in a normal working area, the fuse wire is fused to activate the wireless self-destruction function.
Fig. 5 is an authentication flow of the authentication sub-circuit in the wireless self-destruction control circuit, and when the power-on reset of the wireless self-destruction control circuit is completed, the authentication sub-circuit initiates authentication and sends the self-ID and the random number RN to the management and control device. The management and control equipment generates a corresponding authentication key AK by using a root key RK and a wireless self-destruction control circuit ID, encrypts the RN by using the AK and adds an encryption result EAKAnd (RN) sending to the wireless self-destruction control circuit. And after receiving the ciphertext sent by the control equipment, the wireless self-destruction control circuit decrypts the ciphertext by using the built-in authentication key AK to obtain the RN'. The wireless self-destruction control circuit compares the RN and the RN ', if the RN and the RN' are consistent, the authentication is passed, otherwise, the authentication fails. The encryption and decryption operations of the authentication process adopt a grouping algorithm.
Fig. 6 is a block diagram of a control sub-circuit, which includes a finite state machine module 110, a command processing module 120, a self-destruction signal output module 130, a command return module 140, and an authentication count module 150. Wherein the finite state machine module 110 realizes the control of the working state of the circuit; the command processing module 120 completes the parsing of the air interface command; the self-destruction signal output module 130 is used for generating a control signal for triggering the self-destruction of the chip; the command return module 140 completes the sending of the air interface return data; the authentication count module 150 performs an authentication failure count whose overflow threshold may be configured by the user according to a security policy.
The self-destruction signal output adopts an N-bit bus, N is an odd number, the random number sub-circuit generates an N-1 bit random number RNG [ N-2:0], and the result ^ RNG [ N-2:0] is obtained by carrying out bitwise XOR operation on the random number sub-circuit; when the safety chip is not detected to be out of control, outputting a self-destruction signal EN _ SD [ N-1:0] { ^ RNG [ N-2:0], RNG [ N-2:0] }; when the safety chip is detected to be out of control, the output N-bit self-destruction signal EN _ SD [ N-1:0] { - (^ RNG [ N-2:0]), RNG [ N-2:0] }. After receiving EN _ SD [ N-1:0], the self-destruction detonation circuit carries out bitwise XOR on the EN _ SD [ N-1:0] to obtain a RESULT SD _ RESULT. When SD _ RESULT is 1, the self-destruction detonation circuit is activated.
The wireless self-destruction control circuit is added into the common self-destruction safety chip, so that the potential safety hazard that the common self-destruction safety chip cannot be started in time when being out of control can be solved. After the wireless self-destruction safety chip which is illegally obtained is powered on, the fact that the wireless self-destruction safety chip is out of control can be immediately recognized, and the self-destruction flow is started in time, so that a key circuit structure and sensitive data in the safety chip are protected.
The functionality of the present invention, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: various media capable of storing program codes, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk, or an optical disk.
Other embodiments than the above examples may be devised by those skilled in the art based on the foregoing disclosure, or by adapting and using knowledge or techniques of the relevant art, and features of various embodiments may be interchanged or substituted and such modifications and variations that may be made by those skilled in the art without departing from the spirit and scope of the present invention are intended to be within the scope of the following claims.

Claims (8)

1. A wireless self-destruction control circuit for a security chip is characterized by comprising a control sub-circuit (100), and an authentication sub-circuit (400), a random number sub-circuit (500) and an enabling state fuse (600) which are connected with the control sub-circuit (100); wherein the authentication sub-circuit (400) is used for analyzing and packaging the authentication data packet; the random number subcircuit (500) is used for generating random numbers required in the authentication process and the self-destruction signal generation process; an enable state fuse (600) is used to enable the wireless self-destruct control circuit.
2. The wireless self-destruction control circuit for a security chip according to claim 1, wherein the control sub-circuit (100) comprises a finite state machine module (110), a command processing module (120), a self-destruction signal output module (130), a command return module (140) and an authentication counting module (150); the finite-state machine module (110) is used for realizing circuit working state control; the command processing module (120) is used for completing the analysis of the air interface command; the self-destruction signal output module (130) is used for generating a control signal for triggering the self-destruction of the chip; the command return module (140) is used for completing the sending of air interface return data; an authentication count module (150) is configured to complete an authentication failure count, an overflow threshold of which is configured by a user according to a security policy.
3. The wireless self-destruction control circuit for the security chip according to claim 1, comprising a modulation/demodulation sub-circuit (200), a memory (300), a clock sub-circuit (700), a power-on reset sub-circuit (800) and an antenna (900), wherein the modulation/demodulation sub-circuit (200) is configured to demodulate a received radio frequency signal and modulate a transmitted radio frequency signal, the memory (300) is configured to store configuration data required for operation, the clock sub-circuit (700) is configured to generate an operation clock of the wireless self-destruction control circuit, the power-on reset sub-circuit (800) is configured to generate a reset signal of the wireless self-destruction control circuit, and the antenna (900) is configured to receive and transmit a wireless signal.
4. An authentication method for a wireless self-destruction control circuit of a secure chip, characterized in that an authentication sub-circuit (400) comprises the steps of:
s1, the authentication sub-circuit (400) initiates authentication and sends the ID and the random number RN to the control equipment;
s2, the management and control device generates a corresponding authentication key AK by using a root key RK and a wireless self-destruction control circuit ID, the management and control device encrypts the RN by using the AK and encrypts a result EAK(RN) sending to a wireless self-destruction control circuit;
s3, after receiving the cipher text sent by the control device, the wireless self-destruction control circuit decrypts by using the built-in authentication key AK to obtain RN ', compares RN and RN ', if the RN and RN ' are consistent, the authentication is passed, otherwise, the authentication fails.
5. A working method of a wireless self-destruction control circuit for a security chip is characterized by comprising the following steps:
step 1, after a safety chip is powered on, a power-on reset electronic circuit of a wireless self-destruction control circuit completes the reset of a full circuit;
step 2, next, the wireless self-destruction control circuit checks whether the enable state bit is valid, if the enable state bit is valid, the timer starts to time, and if the enable state bit is not valid, the circuit stops working;
step 3, after the timer counts the set time, the wireless self-destruction control circuit actively initiates authentication with the wireless control equipment end, if the authentication is passed, the authentication failure counter is reset and returns to a waiting timing state to wait for the next authentication; if the authentication fails, the authentication failure counter adds 1 and judges whether the authentication failure times exceed a set threshold, when the failure times do not exceed the set threshold, the wireless self-destruction control circuit returns to a waiting timing state, otherwise, a self-destruction signal is output.
6. The operating method of the wireless self-destruction control circuit for the security chip as claimed in claim 5, wherein the enabling status bit of the wireless self-destruction control circuit is implemented by a fuse, and after the security chip completes initial installation of the password resource and is placed in a normal operating area, the fuse is then fused to activate the wireless self-destruction function.
7. The operating method of the wireless self-destruction control circuit for the security chip as claimed in claim 5, wherein the self-destruction signal output is an N-bit bus, and N is an odd number.
8. The working method of the wireless self-destruction control circuit for the security chip as claimed in any one of claims 5 to 6, comprising the steps of starting the self-destruction detonation circuit:
the random number sub-circuit (500) generates an N-1 bit random number RNG [ N-2:0], and performs bitwise XOR operation on the random number RNG [ N-2:0] to obtain a result ^ RNG [ N-2:0 ]; when the safety chip is not detected to be out of control, outputting a self-destruction signal EN _ SD [ N-1:0] { ^ RNG [ N-2:0], RNG [ N-2:0] }; when the safety chip is detected to be out of control, outputting an N-bit self-destruction signal EN _ SD [ N-1:0] { - (^ RNG [ N-2:0]), and RNG [ N-2:0] }; after receiving EN _ SD [ N-1:0], the self-destruction detonation circuit carries out bitwise XOR on the EN _ SD [ N-1:0] to obtain a RESULT SD _ RESULT; when SD _ RESULT is 1, the self-destruction detonation circuit is activated.
CN202011005188.0A 2020-09-23 2020-09-23 Wireless self-destruction control circuit and method for security chip Active CN112270021B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011005188.0A CN112270021B (en) 2020-09-23 2020-09-23 Wireless self-destruction control circuit and method for security chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011005188.0A CN112270021B (en) 2020-09-23 2020-09-23 Wireless self-destruction control circuit and method for security chip

Publications (2)

Publication Number Publication Date
CN112270021A true CN112270021A (en) 2021-01-26
CN112270021B CN112270021B (en) 2024-03-26

Family

ID=74349446

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011005188.0A Active CN112270021B (en) 2020-09-23 2020-09-23 Wireless self-destruction control circuit and method for security chip

Country Status (1)

Country Link
CN (1) CN112270021B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115378657A (en) * 2022-07-26 2022-11-22 电子科技大学 Authentication synchronization method based on internal temperature sensing of integrated circuit

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2503424A1 (en) * 1981-04-03 1982-10-08 Thomson Csf Self destructing solid state store for secret information - uses solid state memories to store data and requires access code to match stored code supply fuse is not to be melted
US5247577A (en) * 1992-05-13 1993-09-21 Intel Corporation Methods and apparatus for securely enabling features in highly integrated electronic circuits
EP0605356A1 (en) * 1992-12-30 1994-07-06 Instalaza S.A. Self-destructive electronic fuse
CN102157198A (en) * 2010-02-11 2011-08-17 西安奇维测控科技有限公司 Electronic hard disk for supporting remote self-destruction of short message and data self-destruction method
CN102799819A (en) * 2012-07-04 2012-11-28 北京京航计算通讯研究所 Embedded software safety protection system
CN103378056A (en) * 2012-04-12 2013-10-30 北京理工大学 Integrated circuit chip-level self-destructive method based on MEMS metal bridge transducer element structure and structure thereof
CN105653986A (en) * 2015-12-25 2016-06-08 成都三零嘉微电子有限公司 Micro SD card-based data protection method and device
US20160241999A1 (en) * 2015-02-16 2016-08-18 Polaris Tech Global Limited Cross-platform automated perimeter access control system and method adopting selective adapter
CN106156827A (en) * 2016-07-29 2016-11-23 福州瑞芯微电子股份有限公司 A kind of chip information protection device and method
CN106295404A (en) * 2015-06-17 2017-01-04 北京虎符科技有限公司 Integrated SOC based on security kernel
US20170025365A1 (en) * 2014-03-24 2017-01-26 Honeywell International Inc. Self-destructing chip
CN106791130A (en) * 2016-12-28 2017-05-31 宇龙计算机通信科技(深圳)有限公司 Self-destruction processing method and terminal after a kind of terminal robber
CN106933132A (en) * 2015-12-30 2017-07-07 娄文忠 A kind of system and its self-destruction method that intelligent self-destruction is realized based on wireless networking
CN106960822A (en) * 2017-03-30 2017-07-18 中国电子科技集团公司第二十四研究所 A kind of integrated circuit self-destruction circuit and method that technology is trimmed based on fuse
CN207198856U (en) * 2017-08-31 2018-04-06 中国人民解放军海军医学研究所 Physical security protection circuit
CN110733460A (en) * 2019-11-28 2020-01-31 江苏迈隆电子科技有限公司 Self-destruction device and method for automobile key box
CN110766383A (en) * 2018-07-27 2020-02-07 中城智慧科技有限公司 Digital wallet supporting anonymous or real-name offline transaction and use method
CN111566810A (en) * 2017-11-24 2020-08-21 韩国电子通信研究院 Self-destruction apparatus and method, and semiconductor chip using the same

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2503424A1 (en) * 1981-04-03 1982-10-08 Thomson Csf Self destructing solid state store for secret information - uses solid state memories to store data and requires access code to match stored code supply fuse is not to be melted
US5247577A (en) * 1992-05-13 1993-09-21 Intel Corporation Methods and apparatus for securely enabling features in highly integrated electronic circuits
EP0605356A1 (en) * 1992-12-30 1994-07-06 Instalaza S.A. Self-destructive electronic fuse
CN102157198A (en) * 2010-02-11 2011-08-17 西安奇维测控科技有限公司 Electronic hard disk for supporting remote self-destruction of short message and data self-destruction method
CN103378056A (en) * 2012-04-12 2013-10-30 北京理工大学 Integrated circuit chip-level self-destructive method based on MEMS metal bridge transducer element structure and structure thereof
CN102799819A (en) * 2012-07-04 2012-11-28 北京京航计算通讯研究所 Embedded software safety protection system
US20170025365A1 (en) * 2014-03-24 2017-01-26 Honeywell International Inc. Self-destructing chip
US20160241999A1 (en) * 2015-02-16 2016-08-18 Polaris Tech Global Limited Cross-platform automated perimeter access control system and method adopting selective adapter
CN106295404A (en) * 2015-06-17 2017-01-04 北京虎符科技有限公司 Integrated SOC based on security kernel
CN105653986A (en) * 2015-12-25 2016-06-08 成都三零嘉微电子有限公司 Micro SD card-based data protection method and device
CN106933132A (en) * 2015-12-30 2017-07-07 娄文忠 A kind of system and its self-destruction method that intelligent self-destruction is realized based on wireless networking
CN106156827A (en) * 2016-07-29 2016-11-23 福州瑞芯微电子股份有限公司 A kind of chip information protection device and method
CN106791130A (en) * 2016-12-28 2017-05-31 宇龙计算机通信科技(深圳)有限公司 Self-destruction processing method and terminal after a kind of terminal robber
CN106960822A (en) * 2017-03-30 2017-07-18 中国电子科技集团公司第二十四研究所 A kind of integrated circuit self-destruction circuit and method that technology is trimmed based on fuse
CN207198856U (en) * 2017-08-31 2018-04-06 中国人民解放军海军医学研究所 Physical security protection circuit
CN111566810A (en) * 2017-11-24 2020-08-21 韩国电子通信研究院 Self-destruction apparatus and method, and semiconductor chip using the same
CN110766383A (en) * 2018-07-27 2020-02-07 中城智慧科技有限公司 Digital wallet supporting anonymous or real-name offline transaction and use method
CN110733460A (en) * 2019-11-28 2020-01-31 江苏迈隆电子科技有限公司 Self-destruction device and method for automobile key box

Non-Patent Citations (7)

* Cited by examiner, † Cited by third party
Title
BIDISHA MANDAL 等: "A Comparative and Analytical Study on Symmetric Key Cryptography", 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATION AND COMPUTATIONAL ENGINEERING (ICECCE), pages 131 - 136 *
YU LI 等: "Designing self-destructing wireless sensors with security and performance assurance", COMPUTER NETWORKS COMPUTER NETWORKS 141 (2018), pages 44 - 56 *
张玉浩;徐志鹏;黄新锐;胡航;单伟伟;: "基于AES加密电路的防复制电路及系统设计", 电子器件, no. 01, pages 107 - 111 *
朱翔 等: "一种用于安全芯片的光检测防护电路", 通信技术, vol. 50, no. 7, pages 1581 - 1586 *
范伟力 等: "一种用于安全芯片的无线自毁电路", 通信技术, vol. 53, no. 11, pages 2855 - 2861 *
赵丽华, 卢旭英: "智能卡芯片安全技术", 网络安全技术与应用, no. 04, pages 30 - 32 *
郝英好;赵楠;线珊珊;: "自毁技术与装置研究", 中国高新技术企业, no. 14, pages 36 - 38 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115378657A (en) * 2022-07-26 2022-11-22 电子科技大学 Authentication synchronization method based on internal temperature sensing of integrated circuit
CN115378657B (en) * 2022-07-26 2024-02-20 电子科技大学 Authentication synchronization method based on integrated circuit internal temperature sensing

Also Published As

Publication number Publication date
CN112270021B (en) 2024-03-26

Similar Documents

Publication Publication Date Title
JP3890510B2 (en) Method for cryptographic authentication in a radio frequency identification system
CN1913427B (en) System and method for encrypted smart card PIN entry
KR100931507B1 (en) Communication Data protection Method based on Symmetric Key Encryption in RFID system, AND APPARATUS FOR ENABLING THE METHOD
US7596699B2 (en) Battery authentication system
WO2008070638A2 (en) Encrypting the output of a card reader in a card authentication system
CN114982197B (en) Authentication method, system and storage medium
KR100723868B1 (en) Method for verifying RFID tag and reader each other in EPC C1G2 RFID system
Tung et al. Layers of security for active RFID tags
CN111444519A (en) Protecting integrity of log data
JP2019057167A (en) Computer program, device and determining method
CN111046381A (en) Embedded CPU anti-differential power consumption analysis device and method
EP2629447A1 (en) Method and device for protecting an electronic device against fault attack(s)
CN112270021A (en) Wireless self-destruction control circuit and method for security chip
CN103324971A (en) Smart card system and dynamic key update authentication method of smart card system
US20170353303A1 (en) Authentication of a card by contactless reading
JPH1075241A (en) Cipher shift register generator and method for improving security of data
US20110081016A1 (en) Secure data communication using elliptic curve cryptology
CN107317925B (en) Mobile terminal
CN112087294B (en) Portable safety computer system based on secret hash label protection
CN108073818B (en) Data protection circuit of chip, chip and electronic equipment
TW202133010A (en) Method for remotely activating a remote lock system using cryptography and the remote lock system for implementing the method
WO2019224516A1 (en) Authenticating an entity
CN218568029U (en) High-speed password card based on PCI-E interface
JP7105894B2 (en) Mutual authentication method and communication system
EP4325766A1 (en) Data transmission method and communication apparatus

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant