CN112039113A - Impedance modeling method of NPC type three-phase three-level inverter - Google Patents
Impedance modeling method of NPC type three-phase three-level inverter Download PDFInfo
- Publication number
- CN112039113A CN112039113A CN202010711643.2A CN202010711643A CN112039113A CN 112039113 A CN112039113 A CN 112039113A CN 202010711643 A CN202010711643 A CN 202010711643A CN 112039113 A CN112039113 A CN 112039113A
- Authority
- CN
- China
- Prior art keywords
- voltage
- inverter
- current
- phase
- npc type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J3/00—Circuit arrangements for ac mains or ac distribution networks
- H02J3/38—Arrangements for parallely feeding a single network by two or more generators, converters or transformers
- H02J3/381—Dispersed generators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J2203/00—Indexing scheme relating to details of circuit arrangements for AC mains or AC distribution networks
- H02J2203/20—Simulating, e g planning, reliability check, modelling or computer assisted design [CAD]
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J2300/00—Systems for supplying or distributing electric power characterised by decentralized, dispersed, or local generation
- H02J2300/20—The dispersed energy generation being of renewable origin
- H02J2300/28—The renewable source being wind energy
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The invention discloses an impedance modeling method of an NPC type three-phase three-level inverter, wherein the three-level grid-connected inverter adopts direct-current voltage outer loop control and current decoupling inner loop control, frequency coupling caused by neutral point balance control and a phase-locked loop is considered, and an admittance model of the NPC type three-phase three-level inverter is established under a static coordinate system by adopting a harmonic linearization method. The invention has the beneficial effects that: the neutral point balance control is considered, the impedance model of the NPC type three-level inverter is established, the established model can accurately analyze the stability of the NPC type three-level inverter in different power levels and power grid impedance and controller parameters, and theoretical reference can be provided for system parameter design and stability analysis of the NPC type three-level inverter.
Description
Technical Field
The invention relates to the field of renewable energy power generation, in particular to an impedance modeling method of an NPC type three-phase three-level inverter.
Background
In recent years, with the rapid development of renewable energy, a new energy distributed power generation mode represented by wind power and photovoltaic is widely applied. In high-power new energy power generation occasions, a two-level inverter is more and more replaced by a three-level inverter, such as an offshore wind farm. Due to the complex dynamic performance of the grid-connected inverter, the interaction between the inverter and the weak grid may cause stability problems, thereby jeopardizing the safe operation of the grid. In order to analyze the stability problem between the grid-connected inverter and the power grid, a small signal model of the inverter needs to be established. Most of the existing researches are to research a two-level grid-connected inverter. With the rapid development of renewable energy sources, the NPC type three-phase three-level inverter is more and more applied, however, a small-size impedance model of the NPC type three-phase three-level inverter is not established at present.
Therefore, it is necessary to establish an impedance model of the NPC three-level inverter for analyzing the stability of the NPC three-level inverter grid-connected system.
Disclosure of Invention
Aiming at the problems, the invention provides an impedance modeling method of an NPC type three-phase three-level inverter, which solves the difficult problem of impedance modeling of the three-level inverter when neutral point balance control is considered.
In order to solve the technical problems, the technical scheme of the invention is as follows:
an impedance modeling method of an NPC type three-phase three-level inverter is applied to analyzing the stability of an NPC type three-level grid-connected inverter system, and comprises the following steps:
step one, under the ideal power grid, the injection frequency of the PCC of the grid-connected inverter is fpObtaining a three-phase power grid voltage expression by the disturbance voltage;
step two, the three-phase power grid voltage expression is subjected to coordinate transformation to obtain the power grid voltage v under the dq coordinate systemdAnd vqSaid grid voltage vdAnd vqThe voltage V is obtained by using complex variable representation under dq coordinate systemdq;
Thirdly, under a static coordinate system, according to the voltage VdqEstablishing a small signal model of a power level circuit;
step four, under the dq coordinate system, according to the voltage VdqEstablishing a small signal phasor model of a control loop;
establishing a small signal model of the current relation between the AC side and the DC side of the inverter under the dq coordinate system;
step six, obtaining a small signal model of the voltage current relation of the alternating current side of the inverter under the dq coordinate system;
step seven, obtaining the frequency omega according to the models established in the step three to the step sixpAc voltage disturbance ofAnd with DC current disturbancesCorresponding admittance Ya0(ωp) (ii) a When the DC voltage is stable, the AC voltage disturbance is calculatedWith disturbance of alternating currentCorresponding admittance Ya1(ωp) And a coupling currentCorresponding admittance Ya2(ωp) (ii) a When the direct-current voltage disturbance is considered, the frequency omega is obtained through calculationpDC voltage disturbance ofWith a corresponding frequency of (ω)p+ω1) And (ω)p-ω1) Between ac current disturbances of01(ωp) And Y02(ωp) (ii) a Calculating to obtain the self-admittance Y between the DC voltage and current disturbances of the inverter00(ωp);
Step eight, the direct current side capacitors of the three-level inverter are equivalent to be connected in series, and the admittance Y of the direct current side capacitors is obtained through calculationdc(ωp);
Step nine, calculating the self-admittance Y of the NPC type three-phase three-level inverter according to the disturbance transfer process of the inverter called the direct current sidesa(ωp) And companionRandom admittance Yaa(ωp)。
The invention has the beneficial effects that: the neutral point balance control is considered, the impedance model of the NPC type three-level inverter is established, the established model can accurately analyze the stability of the NPC type three-level inverter in different power levels and power grid impedance and controller parameters, and theoretical reference can be provided for system parameter design and stability analysis of the NPC type three-level inverter.
Drawings
Fig. 1 is a main circuit topology and control structure diagram of an NPC type three-level inverter in an embodiment of the present invention;
fig. 2 is a control block diagram of an NPC type three-level inverter in an embodiment of the present invention;
FIG. 3 is a block diagram of small signal disturbance of an NPC type three-level inverter in an embodiment of the present invention;
fig. 4 shows an impedance model and simulation measurement results of an NPC type three-level inverter according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer and clearer, the following detailed description of the present invention is provided with reference to the accompanying drawings and detailed description. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some but not all of the relevant aspects of the present invention are shown in the drawings.
As shown in fig. 1, the main circuit consists of 12 IGBTs and 6 anti-parallel diodes, and adopts SVPWM modulation; the alternating current filter adopts an L-shaped filter; z is equivalent grid impedance; v. ofabcIs the equivalent grid voltage; i.e. iabcIs the current at the PCC point; v. ofdc、idcThe voltage and the current of the DC side of the inverter.
As shown in fig. 2, the control circuit adopts a direct current voltage to control the outer loop and a current decoupling inner loop.
On the basis of the main circuit topology and the control structure of the NPC type three-level inverter and the control method, the embodiment provides an impedance modeling method of the NPC type three-phase three-level inverter, which is applied to analyzing the stability of an NPC type three-level grid-connected inverter system, and comprises the following steps:
step one, under the ideal power grid, the injection frequency of the PCC of the grid-connected inverter is fpObtaining a three-phase power grid voltage expression by the disturbance voltage;
step two, the three-phase power grid voltage expression is subjected to coordinate transformation to obtain the power grid voltage v under the dq coordinate systemdAnd vqSaid grid voltage vdAnd vqThe voltage V is obtained by using complex variable representation under dq coordinate systemdq;
Thirdly, under a static coordinate system, according to the voltage VdqEstablishing a small signal model of a power level circuit;
step four, under the dq coordinate system, according to the voltage VdqEstablishing a small signal phasor model of a control loop;
establishing a small signal model of the current relation between the AC side and the DC side of the inverter under the dq coordinate system;
step six, obtaining a small signal model of the voltage current relation of the alternating current side of the inverter under the dq coordinate system;
step seven, obtaining the frequency omega according to the models established in the step three to the step sixpAc voltage disturbance ofAnd with DC current disturbancesCorresponding admittance Ya0(ωp) (ii) a When the DC voltage is stable, the AC voltage disturbance is calculatedWith exchange ofCurrent perturbationCorresponding admittance Ya1(ωp) And coupling the currentCorresponding admittance Ya2(ωp) (ii) a When the direct-current voltage disturbance is considered, the frequency omega is obtained through calculationpDC voltage disturbance ofWith a corresponding frequency of (ω)p+ω1) And (ω)p-ω1) Between ac current disturbances of01(ωp) And Y02(ωp) (ii) a Calculating to obtain the self-admittance Y between the DC voltage and current disturbances of the inverter00(ωp);
Step eight, when the neutral point disturbance current acts on the neutral point on the direct current side, the disturbance voltage amplitudes of the upper capacitor and the lower capacitor are the same. When the capacitors are unbalanced, only the current disturbance on the capacitors is influenced, the sum of the voltage disturbance of the two capacitors is always zero, and the disturbance of the neutral point on the direct current side does not influence the voltage of the capacitors on the direct current side, so that the capacitors on the direct current side of the three-level inverter can be equivalently connected in series, and the admittance Y of the capacitors on the direct current side is obtained through calculationdc(ωp);
Step nine, deriving and obtaining the self-admittance Y of the NPC type three-phase three-level inverter according to the disturbance transfer process of the inverter called the direct current sidesa(ωp) And concomitant admittance Yaa(ωp)。
The neutral point balance control is considered, the impedance model of the NPC type three-phase three-level inverter is established, the established model can accurately analyze the stability of the NPC type three-level inverter in different power levels, power grid impedance and controller parameters, and theoretical reference can be provided for system parameter design and stability analysis of the NPC type three-level inverter.
Furthermore, in step three, the small signal model of the power stage circuit is specifically:
wherein, ω ispIs the disturbance frequency; omega1Is the fundamental frequency of the power grid; l is a filter inductance value;is the frequency (omega) under the dq coordinate systemp-ω1) Current perturbation of (2);is a frequency of (ω)p-ω1) The DC voltage disturbance of (2); vdcIs a direct current voltage value;is a frequency of (ω)p-ω1) The inverter duty cycle of (a); ddqIs the steady state value of the inverter duty cycle under the dq coordinate system; denotes the conjugate of the complex number.
Furthermore, in step four, the small-signal phasor model of the control loop specifically includes:
wherein the content of the first and second substances,is a frequency of (ω)p-ω1) The inverter duty cycle of (a); vcrIs equivalent carrier amplitude, 2Vcr=Vdc;Gc(ωp-ω1) Is the transfer function of a current loop PI regulator, Gv(ωp-ω1) Is the transfer function of the voltage loop PI regulator.
Further, in step five, the small-signal model of the current relationship between the ac side and the dc side of the inverter is specifically:
wherein denotes the conjugate of the complex number; i isdqIs an alternating current in dq coordinate system.
Further, in step six, the voltage-current relationship at the ac side of the inverter is specifically as follows:
wherein, VcrIs equivalent carrier amplitude, 2Vcr=Vdc,Is a frequency of (ω)p-ω1) Duty cycle of inverter of Gc(ωp-ω1) Is the transfer function of a current loop PI regulator, Gv(ωp-ω1) Is the transfer function of the voltage loop PI regulator.
As shown in fig. 3, in the figure,is that the frequency of the AC side is omegapVoltage, current disturbances;is generated by PLL and DC voltage loop with frequency of (omega)p-2ω1) The coupling current of (a);is the voltage and current disturbance on the direct current side; omegaPIs the disturbance frequency; omegaωIs the fundamental frequency of the grid. The self-admittance Y can be obtained according to the perturbation diagramsa(ωp) And concomitant admittance Yaa(ωp). In the ninth step, the self-admittance Ysa(ωp) The method specifically comprises the following steps:
the adjoint admittance Yaa(ωp) The method specifically comprises the following steps:
where denotes the conjugate of the complex number.
As shown in fig. 4, wherein the solid line is a bode diagram obtained based on an impedance mathematical model; the dotted line is the simulation measured impedance result of the NPC type three-level inverter; as can be seen from the figure: the result of the impedance measurement can be well matched with the result of the established mathematical model, and the correctness of the established model is proved.
The above embodiments are only for illustrating the technical concept and features of the present invention, and the purpose thereof is to enable those skilled in the art to understand the contents of the present invention and implement the present invention accordingly, and not to limit the protection scope of the present invention accordingly. All equivalent changes or modifications made in accordance with the spirit of the present disclosure are intended to be covered by the scope of the present disclosure.
Claims (6)
1. An impedance modeling method of an NPC type three-phase three-level inverter is characterized by being applied to analyzing the stability of an NPC type three-level grid-connected inverter system and comprising the following steps of:
step one, under the ideal power grid, the injection frequency of the PCC of the grid-connected inverter is fpObtaining a three-phase power grid voltage expression by the disturbance voltage;
step two, the three-phase power grid voltage expression is subjected to coordinate transformation to obtain the power grid voltage v under the dq coordinate systemdAnd vqSaid grid voltage vdAnd vqThe voltage V is obtained by using complex variable representation under dq coordinate systemdq;
Thirdly, under a static coordinate system, according to the voltage VdqEstablishing a small signal model of a power level circuit;
step four, under the dq coordinate system, according to the voltage VdqEstablishing a small signal phasor model of a control loop;
establishing a small signal model of the current relation between the AC side and the DC side of the inverter under the dq coordinate system;
step six, obtaining a small signal model of the voltage current relation of the alternating current side of the inverter under the dq coordinate system;
step seven, obtaining the frequency omega according to the models established in the step three to the step sixpAc voltage disturbance ofAnd with DC current disturbancesCorresponding admittance Ya0(ωp) (ii) a When the DC voltage is stable, the AC voltage disturbance is calculatedWith disturbance of alternating currentCorresponding admittance Ya1(ωp) And a coupling currentCorresponding admittance Ya2(ωp) (ii) a When the direct-current voltage disturbance is considered, the frequency omega is obtained through calculationpDC voltage disturbance ofWith a corresponding frequency of (ω)p+ω1) And (ω)p-ω1) Between ac current disturbances of01(ωp) And Y02(ωp) (ii) a Calculating to obtain the self-admittance Y between the DC voltage and current disturbances of the inverter00(ωp);
Step eight, the direct current side capacitors of the three-level inverter are equivalent to be connected in series, and the admittance Y of the direct current side capacitors is obtained through calculationdc(ωp);
Step nine, calculating the self-admittance Y of the NPC type three-phase three-level inverter according to the disturbance transfer process of the inverter called the direct current sidesa(ωp) And concomitant admittance Yaa(ωp)。
2. The impedance modeling method of an NPC type three-phase three-level inverter of claim 1,
the small signal model of the power level circuit is specifically as follows:
wherein, ω ispIs the disturbance frequency; omega1Is the fundamental frequency of the power grid; l is a filter inductance value;is the frequency (omega) under the dq coordinate systemp-ω1) Current perturbation of (2);is a frequency of (ω)p-ω1) The DC voltage disturbance of (2); vdcIs a direct current voltage value;is a frequency of (ω)p-ω1) The inverter duty cycle of (a); ddqIs the steady state value of the inverter duty cycle under the dq coordinate system; denotes the conjugate of the complex number.
3. The impedance modeling method of an NPC type three-phase three-level inverter of claim 2,
the small-signal phasor model of the control loop specifically comprises the following steps:
4. The impedance modeling method of an NPC type three-phase three-level inverter of claim 3,
the small-signal model of the current relationship between the alternating current side and the direct current side of the inverter is specifically as follows:
wherein denotes the conjugate of the complex number; i isdqIs an alternating current in dq coordinate system.
6. the impedance modeling method of an NPC type three-phase three-level inverter of claim 5,
the self admittance Ysa(ωp) The method specifically comprises the following steps:
the adjoint admittance Yaa(jωp) The method specifically comprises the following steps:
where denotes the conjugate of the complex number.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010711643.2A CN112039113A (en) | 2020-07-22 | 2020-07-22 | Impedance modeling method of NPC type three-phase three-level inverter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010711643.2A CN112039113A (en) | 2020-07-22 | 2020-07-22 | Impedance modeling method of NPC type three-phase three-level inverter |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112039113A true CN112039113A (en) | 2020-12-04 |
Family
ID=73582506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010711643.2A Pending CN112039113A (en) | 2020-07-22 | 2020-07-22 | Impedance modeling method of NPC type three-phase three-level inverter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112039113A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116418049A (en) * | 2023-06-08 | 2023-07-11 | 四川大学 | Accurate admittance modeling method for sagging-controlled three-phase grid-connected inverter |
-
2020
- 2020-07-22 CN CN202010711643.2A patent/CN112039113A/en active Pending
Non-Patent Citations (2)
Title |
---|
BO ZHANG等: "Impedance modeling and stability analysis of a three-phase three-level NPC inverter connected to the grid", 《CSEE JOURNAL OF POWER AND ENERGY SYSTEMS》 * |
王国宁等: "用于三相并网逆变器稳定性分析的自导纳和伴随导纳建模", 《中国电机工程学报》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116418049A (en) * | 2023-06-08 | 2023-07-11 | 四川大学 | Accurate admittance modeling method for sagging-controlled three-phase grid-connected inverter |
CN116418049B (en) * | 2023-06-08 | 2023-08-11 | 四川大学 | Accurate admittance modeling method for sagging-controlled three-phase grid-connected inverter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN108616141B (en) | Control method for LCL grid-connected inverter power nonlinearity in microgrid | |
CN112103982B (en) | MMC small-signal impedance modeling method based on Fourier decomposition | |
CN108280271B (en) | Unified power flow controller equivalent modeling method based on switching period average principle | |
CN109347354B (en) | Midpoint voltage ripple suppression device and method based on third harmonic injection | |
CN110556871B (en) | Aggregation equivalence method for large-scale photovoltaic power generation system based on structure keeping method | |
Zhang et al. | Impedance modeling and stability analysis of a three-phase three-level NPC inverter connected to the grid | |
CN113839388B (en) | Current double-loop control method of active power filter based on hybrid load | |
Nian et al. | Impedance modeling and stability analysis of three-phase four-leg grid-connected inverter considering zero-sequence | |
Liu et al. | Stability control method based on virtual inductance of grid-connected PV inverter under weak grid | |
CN109600064B (en) | Method and system for calculating alternating current asymmetric fault main loop of modular multilevel converter | |
CN105071390A (en) | Control method of H-bridge three-level active power filter and system | |
CN112039113A (en) | Impedance modeling method of NPC type three-phase three-level inverter | |
Xu et al. | Impedance-based analysis of potential stability risk between grid-forming and grid-following wind turbine systems | |
Wu et al. | Frequency characteristic and impedance analysis on three-phase grid-connected inverters based on DDSRF-PLL | |
CN110460088A (en) | Current-source convertor control method under a kind of network voltage non-ideality | |
Cheng et al. | Using Kalman filter to achieve online estimation of equivalent grid impedance and high bandwidth control for LCL-filtered grid-tied inverters | |
Liu et al. | Stability analysis of DFIG wind turbine connected to weak grid based on impedance modeling | |
CN117293901B (en) | Grid-connected inverter control structure identification method, system, equipment and medium | |
Liu et al. | An Impedance Model of a VSC-HVDC System Considering DC-side Dynamics for AC grid Stability Analysis | |
CN111769574B (en) | Direct-drive wind field sub/super frequency oscillation suppression method and device based on energy dissipation | |
CN113642179B (en) | Alternating current impedance modeling method of modularized multi-level converter | |
CN111581824B (en) | Modeling method for small disturbance stability analysis of modularized multi-level converter | |
Tang et al. | Sequence-impedance-based modelling of grid-connected inverter considering AC-side and AC-DC frequency coupling effects | |
Yin et al. | AC Impedance Modeling of Modular Multilevel Converters Considering Different Control Modes: Similarities and Differences | |
Chuang et al. | Impedance Reconstruction Based Damping Control Strategy for Variable Speed Pumped Storage Unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20201204 |