CN111969972B - High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof - Google Patents

High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof Download PDF

Info

Publication number
CN111969972B
CN111969972B CN202010693031.5A CN202010693031A CN111969972B CN 111969972 B CN111969972 B CN 111969972B CN 202010693031 A CN202010693031 A CN 202010693031A CN 111969972 B CN111969972 B CN 111969972B
Authority
CN
China
Prior art keywords
matching network
microstrip line
adjustable matching
varactor
linearizer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010693031.5A
Other languages
Chinese (zh)
Other versions
CN111969972A (en
Inventor
张德伟
卞晨阁
邓海林
周东方
刘起坤
魏进进
吕大龙
张毅
安娜
余道杰
刘庆
王显
张俊杰
唐敏
杨红
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Information Engineering University of PLA Strategic Support Force
Original Assignee
Information Engineering University of PLA Strategic Support Force
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Information Engineering University of PLA Strategic Support Force filed Critical Information Engineering University of PLA Strategic Support Force
Priority to CN202010693031.5A priority Critical patent/CN111969972B/en
Publication of CN111969972A publication Critical patent/CN111969972A/en
Application granted granted Critical
Publication of CN111969972B publication Critical patent/CN111969972B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks

Landscapes

  • Amplifiers (AREA)
  • Microwave Amplifiers (AREA)

Abstract

The invention provides a high-adjustability reconfigurable linearizer based on an adjustable matching network and a design method thereof. The design method comprises the following steps: step 1, solving an equal gain compensation curve and an equal phase compensation curve of the port impedance of the adjustable matching network by an optimization method; step 2, determining an impedance interval of the adjustable matching network in an equal gain compensation quantity curve or an equal phase compensation quantity curve according to a preset gain compensation quantity adjusting range and a preset phase compensation quantity adjusting range; and 3, designing to obtain the adjustable matching network according to the determined impedance interval of the adjustable matching network. The high-adjustability reconfigurable linearizer based on the adjustable matching network can meet the requirements of a traveling wave tube and a solid-state power amplifier at the same time, is a reconfigurable linearizer with high adjustability, has a simple circuit structure, and realizes a miniaturized reconfigurable predistortion circuit with flexible amplitude and phase compensation.

Description

High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof
Technical Field
The invention relates to the technical field of microwaves, in particular to a high-adjustability reconfigurable linearizer based on an adjustable matching network and a design method thereof.
Background
With the deep advance of green development and ecological civilization construction, green communication is more and more attracted by people. In mobile communication, base station power consumption has been a key index which is very important for operators and equipment manufacturers, and is directly related to network construction cost and operation and maintenance cost. In the base station, the power amplifier and the air conditioning system are the main sources of power consumption, and both account for more than 90% of the total power consumption of the base station. The power amplifier is used as a unit with the largest power consumption in the base station equipment, the power efficiency of the power amplifier is improved, the power consumption of the power amplifier can be reduced, the pressure of an air conditioning system of the base station can be indirectly reduced, and the total power consumption of the base station can be greatly reduced. However, in designing a power amplifier, high efficiency and high linearity are a pair of contradictions that are difficult to reconcile, and there are cases where both of them cannot be obtained, and only a design that can compromise between both indices is possible.
The linearization technology can improve the linear working interval of the power amplifier, can greatly reduce the output power back-off quantity under the condition of meeting the system linearity, enables the power amplifier to still work in a high-power and high-efficiency state, and is one of the most effective means for relieving the contradiction between the linearity and the efficiency of the power amplifier. The two commonly used power amplifiers are a traveling wave tube and a solid-state power amplifier, and due to the difference of the two amplification mechanisms, the nonlinear characteristics of the two power amplifiers are different. Although the gain of both power amplifiers exhibits compression characteristics, the phase of the traveling wave tube exhibits compression characteristics, while the phase of the solid-state power amplifier exhibits expansion characteristics. Only one of the previous designs of reconfigurable linearizers was considered and was not able to satisfy both power amplifier requirements. For example, only adjustable linearizers suitable for traveling wave tubes are given in "h.ding, d.zhang, d.lv, d.zhou, and y.zhang," a movable reflective predictor based on variable impedance matching network, "AEU-int.j.electron.commun., vol.98, pp.139-143, jan.2020", without considering solid state power amplifiers.
There is therefore a need to design a new reconfigurable linearizer circuit that can simultaneously meet the requirements of both power amplifiers, thereby facilitating the miniaturization and flexibility of the linearizer.
Disclosure of Invention
In order to solve the problem that the conventional reconfigurable linearizer cannot meet the requirements of two power amplifiers at the same time, the invention provides a high-adjustability reconfigurable linearizer based on an adjustable matching network and a design method thereof.
The invention provides a design method of a high-adjustability reconfigurable linearizer based on an adjustable matching network, which comprises the following steps:
step 1, solving an equal gain compensation curve and an equal phase compensation curve of the port impedance of the adjustable matching network by an optimization method;
step 2, determining an impedance interval of the adjustable matching network in an equal gain compensation quantity curve or an equal phase compensation quantity curve according to a preset gain compensation quantity adjusting range and a preset phase compensation quantity adjusting range;
and 3, designing according to the determined impedance interval of the adjustable matching network to obtain the adjustable matching network.
Further, step 1 specifically comprises:
step 1.1, setting an adjustable matching network, adopting a pi-type network, and solving parameters B1, B2 and X of the adjustable matching network according to formula (1):
Figure BDA0002590015830000021
where a and b are given gain compensation and phase compensation, respectively, IL is the insertion loss of the linearizer, Y 0 The port impedance value of the coupling end or the through end of the 3dB directional coupler is conjugate operation G s And B s Admittance values, G, of the non-linear load, respectively sh And B sh Admittance value, G, for a non-linear load at maximum input power sl And B sl Admittance value, Γ, for a non-linear load at minimum input power h And Γ l The value of the reflection coefficient at the maximum input power and the value at the minimum input power are respectively;
Figure BDA0002590015830000022
and
Figure BDA0002590015830000023
respectively representing a phase value of the reflection coefficient at the maximum input power and a phase value at the minimum input power;
step 1.2, fixing the gain compensation quantity, scanning the phase compensation quantity according to a set phase scanning range, and obtaining an equal gain compensation quantity curve; or fixing the phase compensation amount, and scanning the gain compensation amount according to the set gain scanning range to obtain an equal phase compensation amount curve.
Furthermore, the set phase scanning range is-30 to 40 degrees.
Further, the set gain sweep range is 2dB to 6dB.
The invention also provides a reconfigurable linearizer based on the design method, wherein the linearizer comprises a 3dB directional coupler, a nonlinear load and two adjustable matching networks, the adjustable matching networks adopt pi-type networks, and the pi-type networks comprise a first varactor, a second varactor, a first feed inductor, a second feed inductor, a capacitor, a first microstrip line, a second microstrip line, a third microstrip line, a fourth microstrip line and a fifth microstrip line;
one end of the first varactor is connected with the first feed inductor, and the other end of the first varactor is connected with the first microstrip line; one end of the second varactor is connected with the second feed inductor, and the other end of the second varactor is connected with the fifth microstrip line; a second microstrip line and a capacitor are connected in series between the common end of the first varactor and the first feed inductor and the common end of the second varactor and the second feed circuit; a third microstrip line is connected in parallel between the common end of the first varactor and the first feed inductor and the second microstrip line; and a fourth microstrip line is connected in parallel between the second microstrip line and the capacitor.
The invention has the beneficial effects that:
1. the high-adjustability reconfigurable linearizer based on the adjustable matching network can meet the requirements of a traveling wave tube and a solid-state power amplifier at the same time, is a reconfigurable linearizer with high adjustability, has a simple circuit structure, and realizes a miniaturized reconfigurable predistortion circuit with flexible amplitude and phase compensation;
2. the design method of the reconfigurable linearizer provided by the invention has clear design flow and provides a theoretical basis for the automatic design of the adjustable linearizer.
Drawings
Fig. 1 is a schematic flowchart of a method for designing a reconfigurable linearizer with high adjustability based on an adjustable matching network according to an embodiment of the present invention;
in FIG. 2: (a) The circuit structure diagram of the reconfigurable linearizer provided by the embodiment of the invention; (b) is an equivalent circuit diagram of the nonlinear load in (a);
FIG. 3 is a circuit diagram of a tunable matching network according to an embodiment of the present invention;
FIG. 4 is a graph of the amount of equal gain compensation at the center frequency (6 GHz) for a reconfigurable linearizer circuit according to an embodiment of the present invention;
FIG. 5 is a graph of equiphase compensation at the center frequency (6 GHz) for a reconfigurable linearizer circuit according to an embodiment of the present invention;
FIG. 6 is a circuit diagram of a reconfigurable linearizer provided by an embodiment of the present invention;
FIG. 7 is a gain compensation measurement attempt of a reconfigurable linearizer in accordance with an embodiment of the present invention;
fig. 8 is a phase compensation measurement attempt of the reconfigurable linearizer provided in the embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly described below with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be obtained by a person skilled in the art without making any creative effort based on the embodiments in the present invention, belong to the protection scope of the present invention.
Example 1
As shown in fig. 1, the present invention provides a design method of a reconfigurable linearizer circuit with high tunability based on tunable matching network, which comprises the following steps:
s101, solving an equal gain compensation quantity curve and an equal phase compensation quantity curve of the port impedance of the adjustable matching network through an optimization method; specifically, the following two substeps are included:
s1011, setting the adjustable matching network to use a pi-type network, where the pi-type network includes an inductor X, a first capacitor B1, and a second capacitor B2 (as shown in fig. 2 (B)), and solving parameters B1, B2, and X of the adjustable matching network according to equation (1):
Figure BDA0002590015830000051
where a and b are given gain compensation and phase compensation, respectively, IL is the insertion loss of the linearizer, Y 0 The port impedance value of the coupling end or the through end of the 3dB directional coupler is conjugate operation G s And B s Admittance values, G, of the non-linear load, respectively sh And B sh Admittance value, G, for a non-linear load at maximum input power sl And B sl Admittance value, Γ, for a non-linear load at minimum input power h And Γ l The value of the reflection coefficient at the maximum input power and the value at the minimum input power are respectively;
Figure BDA0002590015830000052
and
Figure BDA0002590015830000053
respectively representing the phase value of the reflection coefficient at maximum input power and the phase value at minimum input power.
Specifically, in order to facilitate the design of the tunable matching network, the obtained matching network parameter values are converted into port impedance values Z of the matching network in It can be calculated by formula (2):
Figure BDA0002590015830000054
s1012, in order to further analyze the relationship between the gain compensation quantity and the phase compensation quantity and the port impedance of the matching network, fixing the gain compensation quantity, and scanning the phase compensation quantity according to a set phase scanning range to obtain an equal gain compensation quantity curve; or fixing the phase compensation amount, and scanning the gain compensation amount according to the set gain scanning range to obtain an equal phase compensation amount curve.
For example, for the equal gain compensation amount curve, let Δ G = a, Δ Φ scans from-30 ° to 40 °; for the equiphase compensation amount curve, let Δ Φ = b, Δ G is scanned from 2dB to 6dB. Where Δ G represents a gain compensation amount and Δ Φ represents a phase compensation amount.
S102, determining an impedance interval of the adjustable matching network in an equal gain compensation quantity curve or an equal phase compensation quantity curve according to a preset gain compensation quantity adjusting range and a preset phase compensation quantity adjusting range;
specifically, the gain compensation amount adjustment range and the phase compensation amount adjustment range may be set according to actual requirements of two power amplifiers (i.e., a traveling wave tube and a solid-state power amplifier).
S103, designing the adjustable matching network according to the determined impedance interval of the adjustable matching network.
Example 2
In this embodiment, a design method of the reconfigurable linearizer based on the tunable matching network and having high tunability is further described by taking a design of the reconfigurable linearizer working at 5.7-6.3GHz as an example. The circuit substrate is a Rogers 5880 substrate with a relative dielectric constant of 2.2 and a thickness of 10 mil. The circuit structure diagram of the reconfigurable linearizer in the embodiment of the present invention is shown in fig. 2 (a).
The design method of the reconfigurable linearizer working at 5.7-6.3GHz in the embodiment comprises the following steps:
1) Solving an equal gain compensation curve and an equal phase compensation curve of the port impedance of the adjustable matching network according to an optimization method:
according to the optimization method (refer to formula (1) and formula (2)), the port impedance value of the matching network can be found given the gain compensation amount and the phase compensation amount. In order to further research the adjustable mechanism of the linearizer, an equal gain compensation curve and an equal phase compensation curve can be obtained by fixing one compensation quantity and scanning the other compensation quantity.
In the present embodiment, the obtained equal gain compensation amount curve and equal phase compensation amount curve at the center frequency (6 GHz) are shown in fig. 4 and 5, respectively.
2) Determining an impedance interval of the adjustable matching network according to the required gain compensation quantity adjusting range and the phase compensation quantity adjusting range:
in general, the required gain compensation amount of the two power amplifiers varies from 0dB to about 6dB, and the required phase compensation amount varies from-30 ° to about 40 °, and then the impedance interval required to be reached by the adjustable matching network can be determined according to the equal gain compensation amount curve and the equal phase compensation amount curve obtained in step 1).
3) Designing a reasonable adjustable matching network according to the determined impedance interval:
in this embodiment, a circuit diagram of the designed tunable matching network is shown in fig. 3, and the port impedance of the tunable matching network can be calculated according to formula (3):
Figure BDA0002590015830000071
its port impedance value can then be expressed as equation (4):
Figure BDA0002590015830000072
then, the specific parameter value of the matching circuit can be obtained according to the obtained impedance interval. The parameters finally obtained are: z 1 =51Ω,θ 1 =77°,Z 2 =39Ω,θ 2 =19°,Z 3 =38Ω,θ 3 =66°,Z 4 =48Ω,θ 4 =23°,Z 5 =39Ω,θ 5 =51°。Z 1 θ 1 、Z 2 θ 2 After the parameters are determined, the size of the microstrip line can be obtained according to the required frequency and the adopted circuit substrate.
Example 3
Correspondingly, an embodiment of the present invention further provides a reconfigurable linearizer designed based on the design method described in embodiment 2, where the linearizer includes a 3dB directional coupler, a nonlinear load, and two adjustable matching networks, and each adjustable matching network employs an n-type network, where the n-type network includes a first varactor, a second varactor, a first feed inductor, a second feed inductor, a capacitor, a first microstrip line, a second microstrip line, a third microstrip line, a fourth microstrip line, and a fifth microstrip line;
one end of the first varactor is connected with the first feed inductor, and the other end of the first varactor is connected with the first microstrip line; one end of the second varactor is connected with the second feed inductor, and the other end of the second varactor is connected with the fifth microstrip line; a second microstrip line and a capacitor are connected in series between the common end of the first varactor and the first feed inductor and the common end of the second varactor and the second feed circuit; a third microstrip line is connected in parallel between the common end of the first varactor and the first feed inductor and the second microstrip line; and a fourth microstrip line is connected in parallel between the second microstrip line and the capacitor.
As an embodiment, as shown in fig. 6, the first microstrip line has a width of 0.87mm and a length of 10mm, the second microstrip line has a width of 0.53mm and a length of 3.8mm, the third microstrip line has a width of 0.78mm and a length of 4.7mm, the fourth microstrip line has a width of 0.28mm and a length of 0.99mm, and the fifth microstrip line has a width of 0.46mm and a length of 8.3mm.
Through actual measurement, the gain compensation quantity of the linearizer is changed from 0dB to 21dB, the adjustable performance is good, and the use requirement is met; the phase compensation quantity of the linearizer is changed from-32 degrees to 82 degrees, the adjustability is good, and the use requirement is met. The gain compensation amount and the phase compensation measurement of the reconfigurable linearizer are attempted as shown in fig. 7 and 8, respectively.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.

Claims (4)

1. A design method of a reconfigurable linearizer with high adjustability based on an adjustable matching network is characterized by comprising the following steps:
step 1, solving an equal gain compensation curve and an equal phase compensation curve of the port impedance of the adjustable matching network by an optimization method; the step 1 specifically comprises the following steps:
step 1.1, setting an adjustable matching network to adopt a pi-type network, wherein the pi-type network comprises an inductor X, a first capacitor B1 and a second capacitor B2, and solving the B1, the B2 and the X of the adjustable matching network according to the formula (1):
Figure FDA0003926480460000011
wherein a and b are given gain compensation amount and phase compensation amount, respectively, IL is insertion loss of linearizer, Y 0 Port impedance value of the coupling end or the straight-through end of the 3dB directional coupler is conjugate operation, G s And B s Admittance values, G, of the non-linear load, respectively sh And B sh Admittance value, G, for a non-linear load at maximum input power sl And B sl Admittance value, Γ, for a non-linear load at minimum input power h And gamma l The value of the reflection coefficient at the maximum input power and the value at the minimum input power are respectively;
Figure FDA0003926480460000012
and
Figure FDA0003926480460000013
respectively representing a phase value of the reflection coefficient at maximum input power and a phase value at minimum input power;
step 1.2, fixing the gain compensation quantity, scanning the phase compensation quantity according to a set phase scanning range, and obtaining an equal gain compensation quantity curve; or fixing the phase compensation quantity, scanning the gain compensation quantity according to a set gain scanning range, and obtaining an equal phase compensation quantity curve;
step 2, determining an impedance interval of the adjustable matching network in an equal gain compensation quantity curve or an equal phase compensation quantity curve according to a preset gain compensation quantity adjusting range and a preset phase compensation quantity adjusting range;
and 3, designing to obtain the adjustable matching network according to the determined impedance interval of the adjustable matching network.
2. The method of claim 1, wherein the phase sweep is set in a range of-30 ° to 40 °.
3. The method of claim 1, wherein the set gain sweep range is between 2dB and 6dB.
4. A reconfigurable linearizer based on the design method of any one of claims 1 to 3, the linearizer comprising a 3dB directional coupler, a nonlinear load, and two adjustable matching networks, wherein the adjustable matching networks employ an n-type network comprising a first varactor, a second varactor, a first feed inductance, a second feed inductance, a capacitor, a first microstrip line, a second microstrip line, a third microstrip line, a fourth microstrip line, and a fifth microstrip line;
one end of the first varactor is connected with the first feed inductor, and the other end of the first varactor is connected with the first microstrip line; one end of the second varactor is connected with the second feed inductor, and the other end of the second varactor is connected with the fifth microstrip line; a second microstrip line and a capacitor are connected in series between the common end of the first varactor and the first feed inductor and the common end of the second varactor and the second feed circuit; a third microstrip line is connected in parallel between the common end of the first varactor and the first feed inductor and the second microstrip line; and a fourth microstrip line is connected in parallel between the second microstrip line and the capacitor.
CN202010693031.5A 2020-07-17 2020-07-17 High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof Active CN111969972B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010693031.5A CN111969972B (en) 2020-07-17 2020-07-17 High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010693031.5A CN111969972B (en) 2020-07-17 2020-07-17 High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof

Publications (2)

Publication Number Publication Date
CN111969972A CN111969972A (en) 2020-11-20
CN111969972B true CN111969972B (en) 2023-02-10

Family

ID=73360687

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010693031.5A Active CN111969972B (en) 2020-07-17 2020-07-17 High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof

Country Status (1)

Country Link
CN (1) CN111969972B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1109507A (en) * 1964-08-26 1968-04-10 Post Office Electrical distortion corrector
KR20000039737A (en) * 1998-12-15 2000-07-05 서평원 Predistortion power amplifier with gain and phase compensation function
CN1359558A (en) * 1999-04-01 2002-07-17 通用仪表公司 Non-linear distortion generator
CN107634724A (en) * 2016-07-18 2018-01-26 普天信息技术有限公司 A kind of Doherty power amplifier
CN110148943A (en) * 2019-06-18 2019-08-20 福州大学 A kind of LCL gird-connected inverter impedance remodeling procedure for inhibiting power grid background harmonics to influence

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8587378B2 (en) * 2011-11-18 2013-11-19 Chandra Khandavalli Analog pre-distortion linearizer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1109507A (en) * 1964-08-26 1968-04-10 Post Office Electrical distortion corrector
KR20000039737A (en) * 1998-12-15 2000-07-05 서평원 Predistortion power amplifier with gain and phase compensation function
CN1359558A (en) * 1999-04-01 2002-07-17 通用仪表公司 Non-linear distortion generator
CN107634724A (en) * 2016-07-18 2018-01-26 普天信息技术有限公司 A kind of Doherty power amplifier
CN110148943A (en) * 2019-06-18 2019-08-20 福州大学 A kind of LCL gird-connected inverter impedance remodeling procedure for inhibiting power grid background harmonics to influence

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
A design of Ku-band linearizer for space TWT;Huang Wei-bo;《2011 International Conference on Electronics, Communications and Control (ICECC)》;20111103;全文 *
一种新型预失真线性化器的设计;谢茂林等;《科学技术与工程》;20130518(第14期);全文 *
一种补偿量可调的反射式预失真线性化器;邓海林等;《真空科学与技术学报》;20180815(第08期);全文 *
新型Ka波段模拟预失真线性化器;鲍鑫;《信息工程大学学报》;20180630;全文 *

Also Published As

Publication number Publication date
CN111969972A (en) 2020-11-20

Similar Documents

Publication Publication Date Title
US8576004B2 (en) Metamaterial power amplifier systems
CN109167582B (en) Broadband band-pass filtering power amplifier based on frequency selective coupling
Ekhteraei et al. High-efficiency low voltage inverse class-F power amplifier design based on harmonic control network analysis
CN112491365B (en) Broadband Doherty power amplifier based on single parallel resonance block
WO2005031967A1 (en) Doherty power amplifying apparatus
Gilasgar et al. A 2.4 GHz CMOS class-F power amplifier with reconfigurable load-impedance matching
JP2004503160A (en) Transmitter with composite amplifier
Chen et al. Design of compact dual‐band bandpass filter using short stub loaded resonator
CN110649896B (en) Multi-band analog predistortion circuit applied to wireless communication
Moloudi et al. Wide-band switching-mode power amplifier using varactor-based reconfigurable output matching network
CN106982038B (en) High-efficiency filtering power amplifier
CN114172470B (en) Power amplifier interstage matching network and broadband low insertion loss optimization method
CN115441842A (en) Negative feedback ultra-wideband low-noise amplifier circuit and design method thereof
Liu et al. High-efficiency class E/F3 power amplifiers with extended maximum operating frequency
WO2016182485A1 (en) Composite power amplifier
CN111969972B (en) High-adjustability reconfigurable linearizer based on adjustable matching network and design method thereof
Amar et al. High gain broadband power amplifier design based on integrated diplexing networks
Hayati et al. A high-efficiency narrow-band class-F power amplifier integrated with a microstrip suppressing cell
CN112994626A (en) Continuous inverse mode high-efficiency broadband power amplifier based on double-factor compensation
Chen et al. A 2.6 GHz class-AB GaN power amplifier with maximum output power of 56W achieving 70% power added efficiency
CN111865234A (en) Compact broadband Doherty power amplifier
CN203800892U (en) High-linearity power amplifier
CN215452892U (en) Broadband efficient GaN internal matching power tube
Arabi et al. An optimization-based design technique for multi-band power amplifiers
Lin et al. A Design of Full Ka-Band Power Amplifier in 65nm SOI CMOS

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant